AM6548 datasheet(103/299 Pages) TI1

103 / 299 page

103

AM6548, AM6528, AM6546

AM6526, AM6527

www.ti.com

SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018

Submit Documentation Feedback

Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527

Terminal Configuration and Functions

Table 4-74. Power Supply Signal Description (continued)

SIGNAL NAME [1]

DESCRIPTION [2]

TYPE [3]

BALL [4]

VDD_MPU0

MPU0 voltage domain supply

PWR

K11, K9, L10, L8,

M11

VDD_MPU1

MPU1 voltage domain supply

PWR

K16, K18, L17, M16,

M18, N17

VDD_WKUP0(4)

WKUP voltage domain supply

PWR

V11, W10, W12

VDD_WKUP1(4)

WKUP voltage domain supply

PWR

M22

VSS

Ground

GND

A1, A2, A28, AA11,

AA13, AA15, AA17,

AA19, AA23, AA26,

AA7, AB10, AB12,

AB14, AB16, AB18,

AB20, AB22, AD4,

AE10, AE25, AE5,

AF15, AF2, AF20,

AF8, AG1, AG10,

AG28, AG4, AG7,

AH1, AH11, AH2,

AH27, AH28, AH5,

AH8, B12, B15, B20,

B6, B9, D22, E26,

E28, E4, F14, F19,

F22, F25, F27, F3,

G11, G13, G16, G2,

G21, G23, G7, G9,

H1, H10, H12, H14,

H20, H22, H24, H26,

H28, H6, H8, J11,

J13, J15, J18, J21,

J23, J25, J27, J7, J9,

K1, K10, K12, K14,

K17, K19, K22, K23,

K6, K8, L11, L13,

L16, L23, L24, L26,

L28, L3, L7, L9, M10,

M15, M17, M20, M8,

N11, N13, N16, N19,

N21, N7, N9, P10,

P12, P14, P16, P18,

P22, P6, P8, R11,

R13, R15, R17, R19,

R21, R7, R9, T10,

T12, T14, T16, T18,

T22, T26, T8, U11,

U13, U15, U17, U19,

U21, U3, U7, U9,

V10, V12, V14, V18,

V20, V22, V6, W11,

W13, W15, W17,

W19, W21, W23, W7,

W9, Y12, Y14, Y16,

Y18, Y22, Y6, Y8

(1) This pin must always be connected via a 1-µF capacitor to vss.

(2) The net connecting CAP_VDDA_1P8_SDIO and VDDA_1P8_SDIO to VDDS6 or VDDS7 must be connected to a 3.3-uF decoupling

capacitor. When SDIO LDO is not used, this pin should be connected to VDDA_1P8_SDIO and an external capacitor in the range of

1uF to 3.3uF. Additionally, VDDA_3P3_SDIO should be connected to 3.3V, even when SDIO LDO is not used.

(3) When CAP_VDDSHV_SDIO is connected to VDDSHV6 or VDDSHV7, the entire net which connects these pins should not exceed TBD-

uF of decoupling capacitance. When SDIO LDO is not used, this pin should be left unconnected.

(4) These power rails should be connected together on the board level.

(5) VDDA_WKUP_POR is preferred to be connected to CAP_VDDA_1P8_IOLDO_WKUP when using internal POR feature.

AM6548 Datenblatt(PDF) 103 Page - Texas Instruments

AM6548 Datenblatt(HTML) 103 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL