SCIMX6DP5AVT2AB datasheet(118/166 Pages) NXP

118 / 166 page

i.MX 6DualPlus/6QuadPlus Automotive Applications Processors, Rev. 3, 11/2018

118

NXP Semiconductors

Electrical Characteristics

4.12.14.2 MediaLB (MLB) Controller AC Timing Electrical Specifications

This section describes the timing electrical information of the MediaLB module. Figure 81 show the

timing of MediaLB 3-pin interface, and Table 73 and Table 74 lists the MediaLB 3-pin interface timing

characteristics.

Figure 81. MediaLB 3-Pin Timing

Ground = 0.0 V; Load Capacitance = 60 pF; MediaLB speed = 256/512 Fs; Fs = 48 kHz; all timing

parameters specified from the valid voltage threshold as listed below; unless otherwise noted.

Table 73. MLB 256/512 Fs Timing Parameters

Parameter

Symbol

Min

Max

Unit

Comment

MLB_CLK operating frequency1

fmck

11.264

25.6

MHz

256xFs at 44.0 kHz

512xFs at 50.0 kHz

MLB_CLK rise time

tmckr

—3

VIL TO VIH

MLB_CLK fall time

tmckf

—3

VIH TO VIL

MLB_CLK low time2

tmckl

—

256xFs

512xFs

MLB_CLK high time

tmckh

—

256xFs

512xFs

MLB_SIG/MLB_DATA receiver input

valid to MLB_CLK falling

tdsmcf

1—

—

MLB_SIG/MLB_DATA receiver input

hold from MLB_CLK low

tdhmcf

tmdzh

—ns

—

MLB_SIG/MLB_DATA output high

impedance from MLB_CLK low

tmcfdz

0tmckl

(see 3)

SCIMX6DP5AVT2AB Datenblatt(PDF) 118 Page - NXP Semiconductors

SCIMX6DP5AVT2AB Datenblatt(HTML) 118 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL