Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

PCIMX6DP7AVT2AB Datenblatt(PDF) 166 Page - NXP Semiconductors

Teilenummer PCIMX6DP7AVT2AB
Bauteilbeschribung  i.MX 6DualPlus/6QuadPlus Applications Processors Consumer Products
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCIMX6DP7AVT2AB Datenblatt(HTML) 166 Page - NXP Semiconductors

Back Button PCIMX6DP7AVT2AB Datasheet HTML 160Page - NXP Semiconductors PCIMX6DP7AVT2AB Datasheet HTML 161Page - NXP Semiconductors PCIMX6DP7AVT2AB Datasheet HTML 162Page - NXP Semiconductors PCIMX6DP7AVT2AB Datasheet HTML 163Page - NXP Semiconductors PCIMX6DP7AVT2AB Datasheet HTML 164Page - NXP Semiconductors PCIMX6DP7AVT2AB Datasheet HTML 165Page - NXP Semiconductors PCIMX6DP7AVT2AB Datasheet HTML 166Page - NXP Semiconductors PCIMX6DP7AVT2AB Datasheet HTML 167Page - NXP Semiconductors PCIMX6DP7AVT2AB Datasheet HTML 168Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 166 / 168 page
background image
i.MX 6DualPlus/6QuadPlus Applications Processors Consumer Products, Rev. 3, 11/2018
166
NXP Semiconductors
Revision History
7
Revision History
Table 99 provides a revision history for this i.MX 6DualPlus/6QuadPlus data sheet.
Table 99. i.MX 6DualPlus/6QuadPlus Data Sheet Document Revision History
Rev.
Number
Date
Substantive Change(s)
3
10/2018 Rev. 3 changes include the following:
• Table 21, “XTALI and RTC_XTALI DC Parameters,” on page 39,
– Row: XTALI input leakage current at startup, IXTALI_STARTUP: Changed from “... driven 32KHz RTC
clock @ 1.1V” to “...driven 24 MHz clock at 1.1V.”
• Table 51, “eMMC4.4/4.41 Interface Timing Specification,” on page 81,
– Row: SD2, uSDHC Output Delay: Changed tOD from 2.5 ns minimum to 2.8 ns and 7.1 ns maximum
to 6.8 ns.
2
11/2018 Rev. 2 changes include the following:
• Changed throughout: terminology from “floating” to “not connected”.
• Section 1, “Introduction” on page 1: Corrected A9 core speed from 1 GHz to 1.2 GHz.
• Table 1, “Example Orderable Part Numbers,” on page 3: Added new 1.2 GHz extended commercial parts.
• Section 1.2, “Features” on page 4: Changed Internal/external peripheral item from “LVDS serial ports—
One port up to 165 MPixels/sec…” to: “…—One port up to 170 MPixels/sec…”.
• Table 4, “Absolute Maximum Ratings,” on page 21: Multiple changes:
– Core supply voltages: Separated rows by LDO enabled and LDO bypass.
– Renamed Internal supply voltages to Core supply output voltage (LDO enabled) and changed
maximum value from 1.3 to 1.4V. Added symbol NVCC_PLL_OUT.
– Reordered VDD_HIGH_IN row and changed maximum value from 3.6 to 3.7V.
– DDR I/O supply voltage: added symbol, NVCC_DRAM, and footnote.
– GPIO I/O supply voltage: Added symbols. Changed maximum value from 3.6 to 3.7V.
– Added HDMI, PCIe, and SATA PHY (VPH and VP) supply voltage rows and values.
– Consolidated LVDS, MLB, and MIPI I/O supply voltage rows. Added symbols.
– Added rows: PCIe PHY, RGMII I/O, and SMVS IN supply voltages, symbols, and values.
– USB I/O supply voltage: moved symbols from parameters to symbol column. Changed maximum value
from 3.63 to 3.73V. Added symbol USB_OTG_CHD_B
– USB VBUS supply voltage: Changed maximum value from 5.25 to 5.35V.
– Separated Vin/Vout input/output voltage range distinguishing between non-DDR and DDR pins.
Changed maximum value for Vin/Vout input/output voltage range DDR pins to OVDD+0.4. Added
footnotes to both maximum values.
– Separated ESD immunity by HBM and CDM. Expanded symbols for each.
• Table 6, “Operating Ranges,” on page 23: Multiple changes:
– Run Mode LDO enabled: VDD_ARM_IN; LDO Output Set Point of 1.225 V, removed auto grade, “for
operation up to 852 MHz”. Retained, 996 MHz.
– Run Mode LDO bypassed: VDD_ARM_IN; LDO bypassed for operation, removed auto grade, “for
operation up to 852 MHz” Retained, 996 MHz.
• Section 4.1.2, “Thermal Resistance” on page 22: Added NOTE: “Per JEDEC JESD51-2, the intent of
thermal resistance measurements…”.
• Section 4.2.1, “Power-Up Sequence” on page 33:
– Removed inference to internal POR.
• Section 4.5.2, “OSC32K” on page 37: Removed content about calculating the proper current limiting
resistor for a coin cell.
• Section 4.6.1, “XTALI and RTC_XTALI (Clock Inputs) DC Parameters” on page 39: Added “NOTE: The
Vil and Vih specifications only apply when an external clock source is used…”.
• Table 21, “XTALI and RTC_XTALI DC Parameters,” on page 39: Added footnote to RTC_XTALI high level
DC input voltage row: “This voltage specification must not be exceeded and …”.
(Revision History table continued on next page.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com