| Datenblatt-Suchmaschine für elektronische Bauteile |
|
PCIMX6DP4AVT2AB Datenblatt(PDF) 128 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCIMX6DP4AVT2AB Datenblatt(HTML) 128 Page - NXP Semiconductors |
|
128 / 160 page ![]() i.MX 6DualPlus/6QuadPlus Applications Processors Industrial Products, Rev. 3, 11/2018 128 NXP Semiconductors Electrical Characteristics 4.12.20.2 UART RS-232 Serial Mode Timing The following sections describe the electrical information of the UART module in the RS-232 mode. 4.12.20.2.1 UART Transmitter Figure 90 depicts the transmit timing of UART in the RS-232 serial mode, with 8 data bit/1 stop bit format. Table 78 lists the UART RS-232 serial mode transmit timing characteristics. Figure 90. UART RS-232 Serial Mode Transmit Timing Diagram 4.12.20.2.2 UART Receiver Figure 91 depicts the RS-232 serial mode receive timing with 8 data bit/1 stop bit format. Table 79 lists serial mode receive timing characteristics. Figure 91. UART RS-232 Serial Mode Receive Timing Diagram Table 78. RS-232 Serial Mode Transmit Timing Parameters ID Parameter Symbol Min Max Unit UA1 Transmit Bit Time tTbit 1/Fbaud_rate 1 – T ref_clk 2 1 F baud_rate: Baud rate frequency. The maximum baud rate the UART can support is (ipg_perclk frequency)/16. 2 T ref_clk: The period of UART reference clock ref_clk (ipg_perclk after RFDIV divider). 1/Fbaud_rate + Tref_clk — Table 79. RS-232 Serial Mode Receive Timing Parameters ID Parameter Symbol Min Max Unit UA2 Receive Bit Time1 1 The UART receiver can tolerate 1/(16 × Fbaud_rate) tolerance in each bit. But accumulation tolerance in one frame must not exceed 3/(16 × Fbaud_rate). tRbit 1/Fbaud_rate 2 – 1/(16 × Fbaud_rate) 2 F baud_rate: Baud rate frequency. The maximum baud rate the UART can support is (ipg_perclk frequency)/16. 1/Fbaud_rate + 1/(16 × Fbaud_rate) — Bit 1 Bit 2 Bit 0 Bit 4 Bit 5 Bit 6 Bit 7 UARTx_TX_DATA (output) Bit 3 Start Bit STOP BIT NEXT START BIT POSSIBLE PARITY BIT Par Bit UA1 UA1 UA1 UA1 Bit 1 Bit 2 Bit 0 Bit 4 Bit 5 Bit 6 Bit 7 UARTx_RX_DATA (input) Bit 3 Start Bit STOP BIT NEXT START BIT POSSIBLE PARITY BIT Par Bit UA2 UA2 UA2 UA2 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |