XIO2000 datasheet(132/150 Pages) TI

132 / 150 page

Memory-Mapped TI Proprietary Register Space

120

November 2005

SCPS097B

6.23 Serial IRQ Mode Control Register

This register controls the behavior of the serial IRQ controller. This register is an alias for the serial IRQ mode

control register in the classic PCI configuration space (offset E0h, see Section 4.72). See Table 6−12 for a

complete description of the register contents.

Device control memory window register offset:

48h

Read-only, Read/Write

Default value:

00h

BIT NUMBER

RESET STATE

Table 6−12. Serial IRQ Mode Control Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

7:4

RSVD

Reserved. Returns 0h when read.

3:2†

START_WIDTH

Start frame pulse width. Used to set the width of the start frame for a SERIRQ stream.

00 = 4 clocks (default)

01 = 6 clocks

10 = 8 clocks

11 = Reserved

1†

POLLMODE

Poll mode. This bit selects between continuous and quiet mode.

0 = Continuous mode (default)

1 = Quiet mode

0†

DRIVEMODE

Drive mode. This bit selects the behavior of the serial IRQ controller during the recovery cycle.

0 = Drive high (default)

1 = Tri-state

† These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

XIO2000 Datenblatt(PDF) 132 Page - Texas Instruments