Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

DRA821U2...ALM Datenblatt(PDF) 201 Page - Texas Instruments

Teilenummer DRA821U2...ALM
Bauteilbeschribung  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DRA821U2...ALM Datenblatt(HTML) 201 Page - Texas Instruments

Back Button DRA821U2...ALM Datasheet HTML 197Page - Texas Instruments DRA821U2...ALM Datasheet HTML 198Page - Texas Instruments DRA821U2...ALM Datasheet HTML 199Page - Texas Instruments DRA821U2...ALM Datasheet HTML 200Page - Texas Instruments DRA821U2...ALM Datasheet HTML 201Page - Texas Instruments DRA821U2...ALM Datasheet HTML 202Page - Texas Instruments DRA821U2...ALM Datasheet HTML 203Page - Texas Instruments DRA821U2...ALM Datasheet HTML 204Page - Texas Instruments DRA821U2...ALM Datasheet HTML 205Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 201 / 252 page
background image
Table 7-60. MMCSD0 Switching Characteristics - High Speed DDR Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
fop(clk)
Operating frequency, MMC0_CLK
50
MHz
HSDDR5 tc(clk)
Cycle time, MMC0_CLK
20
ns
HSDDR6 tw(clkH)
Pulse duration, MMC0_CLK high
9.2
ns
HSDDR7 tw(clkL)
Pulse duration, MMC0_CLK low
9.2
ns
HSDDR8 td(clkH-cmdV)
Delay time, MMC0_CLK rising edge to MMC0_CMD transition
3.31
9.8
ns
HSDDR9 td(clkV-dV)
Delay time, MMC0_CLK transition to MMC0_DAT[7:0] transition
2.81
6.94
ns
Figure 7-88. MMCSD0 – High Speed DDR Mode – Transmit Mode
7.9.5.16.1.4 HS200 Mode
Table 7-61 presents Switching characteristics for MMCSD0 – HS200 Mode (see Figure 7-89).
Table 7-61. MMCSD0 Switching Characteristics - HS200 Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
fop(clk)
Operating frequency, MMC0_CLK
200
MHz
HS2005
tc(clk)
Cycle time, MMC0_CLK
5
ns
HS2006
tw(clkH)
Pulse duration, MMC0_CLK high
2.08
ns
HS2007
tw(clkL)
Pulse duration, MMC0_CLK low
2.08
ns
HS2008
td(clkL-cmdV)
Delay time, MMC0_CLK rising edge to MMC0_CMD transition
0.99
3.28
ns
HS2009
td(clkL-dV)
Delay time, MMC0_CLK rising edge to MMC0_DAT[7:0] transition
0.99
3.28
ns
Figure 7-89. MMCSD0 – HS200 Mode – Transmit Mode
www.ti.com
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
201
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com