DRA821U2...ALM datasheet(229/252 Pages) TI

229 / 252 page

TPS6594-Q1

ENABLE

INTn

nRSTOUT

GPIO_1 (SCL_I2C2)

LP8764-Q1

Processor

SoC MAIN CONTROLS

PMIC_WAKE0

MMC1 IO

DDR_RET

SAFETY MCU CONTROLS

Safety MCU GPIO

WKUP_I2C0_SCL/SDA

MCU_PORz

Board

MCU_SAFETY_ERRORn

TPS22965-Q1

Warm Reset

ON REQUEST

SCL_I2C1

SDA_I2C1

GPIO_2 (SDA_I2C2)

GPIO_3 (GPO)

GPIO_4 (LP_WKUP1)

GPIO_5 (SCLK_SPMI)

GPIO_6 (SDATA_SPMI)

GPIO_7 (nERR_MCU)

GPIO_8 (DISABLE_WDOG)

GPIO_9 (nSLEEP)

GPIO_10 (GPI)

GPIO_11 (nRSTOUT_SoC)

INTn

GPIO_1 (GPO)

SCL_I2C1

SDA_I2C1

GPIO_2 (GPO)

GPIO_3 (GPO)

GPIO_4 (ENABLE)

GPIO_5 (GPO)

GPIO_6 (GPO)

GPIO_7 (GPO)

GPIO_8 (SCLK_SPMI)

GPIO_9 (SDATA_SPMI)

GPIO_10 (GPO)

GND

MCU_I2C0_SCL/SDA

ENABLE MCU I/O

PMIC_POWER_EN1

PORz

PMIC VOLTAGE DOMAINS

VRTC – 1.8V

VINT – 1.8V

VIO – 1.8V or 3.3V

RESETSTATz

Disable Watchdog

CAN Wakeup

PDN OPTIONS

MCU-only

DDR Retention

GPIO Retention

TPS22966-Q1

ON1

ON2

TLV70033-Q1

TLV70018-Q1

TLV7103318-Q1

EN1

EN2

SET

CLR

TPS6594-Q1, BUCK4

Enable DDR I/O (Optional)

ENABLE MAIN I/O

ENABLE DDR RET

ENABLE USB

ENABLE

EFUSE

ENABLE

3.3V SD

ENABLE 1.8V SD

Figure 9-1. TPS6594-Q1 and LP8764-Q1 Digital Connections

www.ti.com

DRA821U-Q1

SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022

Submit Document Feedback

229

Product Folder Links: DRA821U-Q1

DRA821U2...ALM Datenblatt(PDF) 229 Page - Texas Instruments

DRA821U2...ALM Datenblatt(HTML) 229 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL