AT89C5131A-RDTIM datasheet(138/186 Pages) ATMEL

138 / 186 page

138

AT89C5130A/31A-M

4337G–USB–11/06

Table 93.

USBINT Register

USBINT (S:BDh)

USB Global Interrupt Register

Reset Value = 00h

765

43210

WUPCPU

EORINT

SOFINT

SPINT

Bit Number

Bit

Mnemonic Description

7-6

Reserved

The value read from these bits is always 0. Do not set these bits.

WUPCPU

Wake Up CPU Interrupt

This bit is set by hardware when the USB controller is in SUSPEND state and is

re-activated by a non-idle signal FROM USB line (not by an upstream resume).

This triggers a USB interrupt when EWUPCPU is set in Figure 94 on page 139.

When receiving this interrupt, user has to enable all USB clock inputs.

This bit will be cleared by software (USB clocks must be enabled before).

4EORINT

End Of Reset Interrupt

This bit is set by hardware when a End Of Reset has been detected by the USB

controller. This triggers a USB interrupt when EEORINT is set (see Table 94 on

page 139).

This bit will be cleared by software.

3SOFINT

Start of Frame Interrupt

This bit is set by hardware when an USB Start of Frame PID (SOF) has been

detected. This triggers a USB interrupt when ESOFINT is set (see Table 94 on

page 139).

This bit will be cleared by software.

Reserved

The value read from this bit is always 0. Do not set this bit.

Reserved

The value read from this bit is always 0. Do not set this bit.

0SPINT

Suspend Interrupt

This bit is set by hardware when a USB Suspend (Idle bus for three frame

periods: a J state for 3 ms) is detected. This triggers a USB interrupt when

ESPINT is set in see Table 94 on page 139.

This bit will be cleared by software BEFORE any other USB operation to re-

activate the macro.

AT89C5131A-RDTIM Datenblatt(PDF) 138 Page - ATMEL Corporation

AT89C5131A-RDTIM Datenblatt(HTML) 138 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL