ICS1893CF datasheet(116/126 Pages) ICST

116 / 126 page

ICS1893CF, Rev. F, 03/01/07

Mar. 2007

116

Chapter 9 DC and AC Operating Conditions

ICS1893CF Data Sheet - Release

9.5.14 100M Media Independent Interface: Input-to-Carrier Assertion/De-Assertion

Table 9-21 lists the significant time periods for the 100M MDI input-to-carrier assertion/de-assertion. The

time periods consist of timings of signals on the following pins:

• TP_RX (that is, TP_RXP and TP_RXN)

• CRS

• COL

Figure 9-15 shows the timing diagram for the time periods.

† The IEEE maximum is 20 bit times.

‡ The IEEE minimum is 13 bit times, and the maximum is 24 bit times.

Figure 9-15. 100M MDI Input to Carrier Assertion / De-Assertion Timing Diagram

Table 9-21. 100M MDI Input-to-Carrier Assertion/De-Assertion Timing

Time

Period

Parameter

Conditions

Min.

Typ. Max.

Units

First Bit of /J/ into TP_RX to CRS Assert †

–

Bit times

First Bit of /J/ into TP_RX while

Transmitting Data to COL Assert †

Half-Duplex Mode

–

Bit times

First Bit of /T/ into TP_RX to CRS

De-Assert ‡

–13

–

Bit times

First Bit of /T/ Received into TP_RX to

COL De-Assert ‡

Half-Duplex Mode

–

Bit times

First bit

First bit of /T/

† Shown

unscrambled.

TP_RX†

CRS

COL

ICS1893CF Datenblatt(PDF) 116 Page - Integrated Circuit Systems

ICS1893CF Datenblatt(HTML) 116 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL