Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

TMP86FS49AIUG Datenblatt(PDF) 180 Page - Toshiba Semiconductor

Teilenummer TMP86FS49AIUG
Bauteilbeschribung  8 Bit Microcontroller
PDF  296 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP86FS49AIUG Datenblatt(HTML) 180 Page - Toshiba Semiconductor

Back Button TMP86FS49AIUG Datasheet HTML 176Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 177Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 178Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 179Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 180Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 181Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 182Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 183Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 184Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 296 page
background image
Page 164
14. Synchronous Serial Interface (SIO1)
14.3 Function
TMP86FS49AIUG
14.3.2 Transfer bit direction
Transfer data direction can be selected by using SIO1CR<SIODIR>. The transfer data direction can't be set
individually for transmit and receive operations.
When the data direction is changed, the writing instruction to SIO1CR<SIODIR> should be executed while
the transfer is stopped (when SIO1SR<SIOF>= “0”)
Figure 14-5 Transfer Bit Direction (Example of transmit mode)
14.3.2.1 Transmit mode
(1)
MSB transmit mode
MSB transmit mode is selected by setting SIO1CR<SIODIR> to “0”, in which case the data is
transferred sequentially beginning with the most significant bit (Bit7).
(2)
LSB transmit mode
LSB transmit mode is selected by setting SIO1CR<SIODIR> to “1”, in which case the data is
transferred sequentially beginning with the least significant bit (Bit0).
14.3.2.2 Receive mode
(1)
MSB receive mode
MSB receive mode is selected by setting SIO1CR<SIODIR> to “0”, in which case the data is
received sequentially beginning with the most significant bit (Bit7).
(b) LSB transfer
A0
A
A1
A2
(a) MSB transfer
A3
A4
A5
A6
A7
Shift out
A7
A
A6
A5
A4
A3
A2
A1
A0
Shift out
SIO1CR<SIOS>
SCK1
pin
SIO1TDB
SO1 pin
SIO1CR<SIOS>
SCK1
pin
SIO1TDB
SO1 pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com