| Datenblatt-Suchmaschine für elektronische Bauteile |
|
AM263P4 Datenblatt(PDF) 126 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM263P4 Datenblatt(HTML) 126 Page - Texas Instruments |
|
126 / 168 page ![]() 6.11.5.12.2.2.2.1 OSPI DLL Delay Mapping for PHY DDR Timing Modes MODE OSPI_PHY_CONFIGURATION_REG BIT FIELD DELAY VALUE Transmit 3.3V PHY_CONFIG_TX_DLL_DELAY_FLD 0x17 Receive 3.3V, DQS PHY_CONFIG_RX_DLL_DELAY_FLD 0xA 3.3V, External Board Loopback PHY_CONFIG_RX_DLL_DELAY_FLD 0x34 All other modes PHY_CONFIG_RX_DLL_DELAY_FLD 0x0 6.11.5.12.2.2.2.2 OSPI Timing Requirements - PHY DDR Mode NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT O15 tsu(D-LBCLK) Setup time, OSPI0_D[7:0] valid before active OSPI0_DQS edge 3.3V, DDR with External Board Loopback 7 ns O15 tsu(D-LBCLK) Setup time, OSPI0_D[7:0] valid before active OSPI0_DQS edge 3.3V, DDR with DQS –0.86 ns O16 th(LBTCLK-D) Hold time, OSPI0_D[7:0] valid after active OSPI0_DQS edge 3.3V, DDR with External Board Loopback 4.7 ns O16 th(LBTCLK-D) Hold time, OSPI0_D[7:0] valid after active OSPI0_DQS edge 3.3V, DDR with DQS –0.95 ns tO16t tO16t O15 O15 OSPI_DQS OSPI_D[i:0] Figure 6-37. OSPI0 Timing Requirements – PHY DDR with External Board Loopback or DQS 6.11.5.12.2.2.2.3 OSPI Switching Characteristics - PHY DDR Mode NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT O1 tc(CLK) Cycle time, OSPI0_CLK 15 ns O2 tw(CLKL) Pulse duration, OSPI0_CLK low 0.475P(1) - 0.3 ns O3 tw(CLKH) Pulse duration, OSPI0_CLK high 0.475P(1) - 0.3 ns O4 td(CSn-CLK) Delay time, OSPI0_CSn[1:0] active edge to OSPI0_CLK rising edge 0.475P(1) - (0.975 × M(2) × R(4)) 0.525P(1) - (1.025 × M(2) × R(4)) + 7 ns O5 td(CLK-CSn) Delay time, OSPI0_CLK rising edge to OSPI0_CSn[1:0] inactive edge 0.475P(1) + (0.975 × N(3) × R(4)) - 7 0.525P(1) + (1.025 × N(3) × R(4)) ns O6 td(CLK-D) Delay time, OSPI0_CLK active edge to OSPI0_D[7:0] transition 3.3V –6.35 –1.16 ns (1) P = OSPI0_CLK cycle time = SCLK period in ns (2) M = OSPI_DEV_DELAY_REG[D_INIT_FLD] (3) N = OSPI_DEV_DELAY_REG[D_AFTER_FLD] (4) R = REFCLK cycle time in ns AM263P4, AM263P2, AM263P4-Q1, AM263P2-Q1 SPRSP81D – OCTOBER 2023 – REVISED MAY 2025 www.ti.com 126 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated Product Folder Links: AM263P4 AM263P2 AM263P4-Q1 AM263P2-Q1 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |