Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

HD64F2149YV Datenblatt(PDF) 399 Page - Renesas Technology Corp

Teilenummer HD64F2149YV
Bauteilbeschribung  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV Datenblatt(HTML) 399 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 395Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 396Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 397Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 398Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 399Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 400Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 401Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 402Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 403Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 399 / 1075 page
background image
Section 12 8-Bit Timers
Rev. 3.00 Jan 18, 2006 page 371 of 1044
REJ09B0280-0300
12.3.6
Input Capture Operation
TMRX has input capture registers of TICR, TICRR and TICRF.
Narrow pulse width can be measured with TICRR and TICRF, using capture operation controlled
by the ICST bit in the TCONRI register of the timer connection.
When TMRIX detects rising edge and falling edge successively after the ICST bit is set to 1, the
value of TCNT at the time is transferred to TICRR and TICRF, respectively.
Input signal to TMRIX can be switched by the setting of the other bits in TCONRI register.
(1) Input capture signal input timing
Timing of the input capture operation is shown in figure 12.9.
φ
TMRIX
Input capture
signal
TCNTX
n
nn
m
M
m
N + 1
N
N
n + 1
TICRR
TICRF
Figure12.9 Timing of Input Capture Operation
If input capture signal is input while TICRR and TICRF is read, the input capture signal delays
by one system clock (
φ) period internally. Figure 12.10 shows the timing of this operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com