H8SXSLASH1663R datasheet(469/1504 Pages) RENESAS

469 / 1504 page

Section 10 DMA Controller (DMAC)

Rev. 2.00 Sep. 24, 2008 Page 437 of 1468

REJ09B0412-0200

Figure 10.32 shows an example of block transfer mode activated by the

DREQ signal low level.

The

DREQ signal is sampled every cycle from the next rising edge of the Bφ signal immediately

after the DTE bit write cycle.

When a low level of the

DREQ signal is detected while a transfer request by the DREQ signal is

enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer

request is cleared. Receiving the next transfer request resumes after completion of the write cycle

and then a low level of the

DREQ signal is detected. This operation is repeated until the transfer is

completed.

Wait

Min. of 3 cycles

Transfer

source

Transfer

destination

Transfer

destination

Transfer

source

Read

Write

Read

Write

Bus released

DMA read

cycle

DMA write

cycle

DMA read

cycle

DMA write

cycle

DREQ

Address bus

DMA

operation

Channel

[1]

[2]

[3]

[4]

[5]

[6]

[7]

Transfer request enable resumed

[1]

After DMA transfer request is enabled, a low level of the

DREQ signal is detected at the rising edge of the Bφ signal and a transfer

request is held.

[2][5] The DMAC is activated and the transfer request is cleared.

[3][6] A DMA cycle is started.

[4][7] Transfer request enable is resumed after completion of the write cycle.

(A low level of the

DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the same as [1].)

1-block transfer

Request

Duration of transfer

request disabled

Duration of transfer

request disabled

Figure 10.32 Example of Transfer in Block Transfer Mode Activated

DREQ Low Level

H8SX/1663R Datenblatt(PDF) 469 Page - Renesas Technology Corp

H8SX/1663R Datenblatt(HTML) 469 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL