H8SXSLASH1663R datasheet(922/1504 Pages) RENESAS

922 / 1504 page

Section 19 Serial Communication Interface (SCI, IrDA, CRC)

Rev. 2.00 Sep. 24, 2008 Page 890 of 1468

REJ09B0412-0200

Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):

Bit

Bit Name

Initial

Value

R/W

Description

TDRE

R/(W)* Transmit Data Register Empty

Indicates whether TDR contains transmit data.

[Setting conditions]

• When the TE bit in SCR is 0

• When data is transferred from TDR to TSR

[Clearing conditions]

• When 0 is written to TDRE after reading TDRE = 1

(When the CPU is used to clear this flag by writing 0

while the corresponding interrupt is enabled, be sure

to read the flag after writing 0 to it.)

• When a TXI interrupt request is issued allowing

DMAC or DTC to write data to TDR

RDRF

R/(W)* Receive Data Register Full

Indicates whether receive data is stored in RDR.

[Setting condition]

• When serial reception ends normally and receive data

is transferred from RSR to RDR

[Clearing conditions]

• When 0 is written to RDRF after reading RDRF = 1

(When the CPU is used to clear this flag by writing 0

while the corresponding interrupt is enabled, be sure

to read the flag after writing 0 to it.)

• When an RXI interrupt request is issued allowing

DMAC or DTC to read data from RDR

The RDRF flag is not affected and retains its previous

value even when the RE bit in SCR is cleared to 0.

Note that when the next reception is completed while the

RDRF flag is being set to 1, an overrun error occurs and

the received data is lost.

H8SX/1663R Datenblatt(PDF) 922 Page - Renesas Technology Corp