Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

H8SX/1663R Datenblatt(PDF) 224 Page - Renesas Technology Corp

Teilenummer H8SX/1663R
Bauteilbeschribung  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R Datenblatt(HTML) 224 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 220Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 221Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 222Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 223Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 224Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 225Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 226Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 227Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 228Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 224 / 1504 page
background image
Section 9 Bus Controller (BSC)
Rev. 2.00 Sep. 24, 2008 Page 192 of 1468
REJ09B0412-0200
Bit
Bit Name
Initial
Value
R/W
Description
14
13
12
W32
W31
W30
1
1
1
R/W
R/W
R/W
Area 3 Wait Control 2 to 0
These bits select the number of program wait cycles
when accessing area 3 while bit AST3 in ASTCR is 1.
000: Program wait cycle not inserted
001: 1 program wait cycle inserted
010: 2 program wait cycles inserted
011: 3 program wait cycles inserted
100: 4 program wait cycles inserted
101: 5 program wait cycles inserted
110: 6 program wait cycles inserted
111: 7 program wait cycles inserted
11
0
R
Reserved
This is a read-only bit and cannot be modified.
10
9
8
W22
W21
W20
1
1
1
R/W
R/W
R/W
Area 2 Wait Control 2 to 0
These bits select the number of program wait cycles
when accessing area 2 while bit AST2 in ASTCR is 1.
When SDRAM is connected, the CAS latency is
specified. At this time, W22 is ignored. The CAS latency
can be specified even if the wait cycle insertion is
disabled by ASTCR.
Selection of number of program wait cycles:
000: Program wait cycle not inserted
001: 1 program wait cycle inserted
010: 2 program wait cycles inserted
011: 3 program wait cycles inserted
100: 4 program wait cycles inserted
101: 5 program wait cycles inserted
110: 6 program wait cycles inserted
111: 7 program wait cycles inserted
Setting of CAS latency (W22 is ignored.):
00: Setting prohibited
01: SDRAM with a CAS latency of 2 is connected.
10: SDRAM with a CAS latency of 3 is connected.
11: SDRAM with a CAS latency of 4 is connected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com