H8SXSLASH1663R datasheet(283/1504 Pages) RENESAS

283 / 1504 page

Section 9 Bus Controller (BSC)

Rev. 2.00 Sep. 24, 2008 Page 251 of 1468

REJ09B0412-0200

9.6.4

Wait Control

This LSI can extend the bus cycle by inserting wait cycles (Tw) when the external address space is

accessed. There are two ways of inserting wait cycles: program wait (Tpw) insertion and pin wait

(Ttw) insertion using the

WAIT pin.

(1)

Program Wait Insertion

From 0 to 7 wait cycles can be inserted automatically between the T

2 state and T3 state for 3-state

access space, according to the settings in WTCRA and WTCRB.

(2)

Pin Wait Insertion

For 3-state access space, when the WAITE bit in BCR1 is set to 1 and the corresponding ICR bit

is set to 1, wait input by means of the

WAIT pin is enabled. When the external address space is

accessed in this state, a program wait (Tpw) is first inserted according to the WTCRA and

WTCRB settings. If the

WAIT pin is low at the falling edge of Bφ in the last T2 or Tpw cycle,

another Ttw cycle is inserted until the

WAIT pin is brought high. The pin wait insertion is

effective when the Tw cycles are inserted to seven cycles or more, or when the number of Tw

cycles to be inserted is changed according to the external devices. The WAITE bit is common to

all areas. For details on ICR, see section 13, I/O Ports.

H8SX/1663R Datenblatt(PDF) 283 Page - Renesas Technology Corp