Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

M38044F2HKP Datenblatt(PDF) 343 Page - Renesas Technology Corp

Teilenummer M38044F2HKP
Bauteilbeschribung  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  387 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M38044F2HKP Datenblatt(HTML) 343 Page - Renesas Technology Corp

Back Button M38044F2HKP Datasheet HTML 339Page - Renesas Technology Corp M38044F2HKP Datasheet HTML 340Page - Renesas Technology Corp M38044F2HKP Datasheet HTML 341Page - Renesas Technology Corp M38044F2HKP Datasheet HTML 342Page - Renesas Technology Corp M38044F2HKP Datasheet HTML 343Page - Renesas Technology Corp M38044F2HKP Datasheet HTML 344Page - Renesas Technology Corp M38044F2HKP Datasheet HTML 345Page - Renesas Technology Corp M38044F2HKP Datasheet HTML 346Page - Renesas Technology Corp M38044F2HKP Datasheet HTML 347Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 343 / 387 page
background image
3-53
REJ09B0212-0100Z
Rev.1.00
Jan 14, 2005
3804 Group (Spec.H)
APPENDIX
3.5 Control registers
Fig. 3.5.5 Structure of MISRG
MISRG
b7 b6 b5 b4 b3 b2 b1 b0
MISRG
(MISRG: address 001016)
b
0
0
0: Automatically set (Note 1)
1: Autimatically set disabled
Oscillatin stabilizing
time set after STP
instrution released bit
Middle-speed mode
automatic switch set
bit
Middle-speed mode
automatic switch
start bit
(Depending on
program)
Middle-speed mode
automatic switch
wait time set bit
Functions
Name
At reset R W
1
0
0
0
2
3
4
5
6
0
7
0
Nothing is arranged for these bits. These are
write disabled bits. When these bits are read
out, the contents are “0”.
0
0
0: Not set automatically
1: Automatic switching
enabled (Notes 2, 3)
0: 4.5 to 5.5 machine cycles
1: 6.5 to 7.5 machine cycles
0: Invalid
1: Automatic switch start
(Note 3)
Notes 1: “0116” is set to Timer 1, “FF16” is set to Prescaler 12.
2: During operation in low-speed mode, it is possible automatically to switch to
middle-speed mode owing to the rising of SCL/SDA.
3: When automatic switch to middle-speed mode from low-speed mode occurs,
the values of CPU mode register (003B16) change.
Fig. 3.5.6 Structure of I2C data shift register
I2C data shift register
b7 b6 b5 b4 b3 b2 b1 b0
I2C data shift register
(S0: address 001116)
b
0
Undefined
At reset R W
1
2
3
4
5
6
7
Functions
• 8-bit shift register to store receive data and
write transmit data.
Note: When data is written to I2C data shift register after the MST
bit is set to “0” (slave mode), keep the interval for 8 machine
cycles or more.
Also, when the read-modify-write instructions (SEB, CLB) are
used during data transfer, the values may be undefined.
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com