Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AM79C975VCW Datenblatt(PDF) 227 Page - Advanced Micro Devices

Teilenummer AM79C975VCW
Bauteilbeschribung  PCnet??FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
PDF  304 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C975VCW Datenblatt(HTML) 227 Page - Advanced Micro Devices

Back Button AM79C975VCW Datasheet HTML 223Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 224Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 225Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 226Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 227Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 228Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 229Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 230Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 231Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 227 / 304 page
background image
Am79C973/Am79C975
227
P R E L I M INARY
SWITCHING CHARACTERISTICS: BUS INTERFACE
Parameter
Symbol
Parameter Name
Test Condition
Min
Max
Unit
Clock Timing
FCLK
CLK Frequency
0
33
MHz
tCYC
CLK Period
@ 1.5 V for 5 V signaling
@ 0.4 VDD for 3.3 V signaling
30
_
ns
tHIGH
CLK High Time
@ 2.0 V for 5 V signaling
@ 0.4 VDD for 3.3 signaling
12
ns
tLOW
CLK Low Time
@ 0.8 V for 5 V signaling
@ 0.3 VDD for 3.3 V signaling
12
ns
tFALL
CLK Fall Time
over 2 V p-p for 5 V signaling
over 0.4 VDD for 3.3 V signaling
(Note 1)
1
4
V/ns
tRISE
CLK Rise Time
over 2 V p-p for 5 V signaling
over 0.4 VDD for 3.3 V signaling
(Note 1)
1
4
V/ns
Output and Float Delay Timing
tVAL
AD[31:00], C/BE[3:0], PAR, FRAME,
IRDY, TRDY, STOP, DEVSEL, PERR,
SERR
Valid Delay
2
11
ns
tVAL (REQ)
REQ Valid Delay
2
12
ns
tON
AD[31:00], C/BE[3:0], PAR, FRAME,
IRDY, TRDY, STOP, DEVSEL Active
Delay
2
ns
tOFF
AD[31:00], C/BE[3:0], PAR, FRAME,
IRDY, TRDY, STOP, DEVSEL Float
Delay
28
ns
Setup and Hold Timing
tSU
AD[31:00], C/BE[3:0], PAR, FRAME,
IRDY, TRDY, STOP, DEVSEL, IDSEL
Setup Time
7
ns
tH
AD[31:00], C/BE[3:0], PAR, FRAME,
IRDY, TRDY, STOP, DEVSEL, IDSEL
Hold Time
0
ns
tSU (GNT)
GNT Setup Time
10
ns
tH (GNT)
GNT Hold Time
0
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com