Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ST68C554 Datenblatt(PDF) 12 Page - Exar Corporation

Teilenummer ST68C554
Bauteilbeschribung  QUAD UART WITH 16-BYTE FIFOS
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

ST68C554 Datenblatt(HTML) 12 Page - Exar Corporation

Back Button ST68C554 Datasheet HTML 8Page - Exar Corporation ST68C554 Datasheet HTML 9Page - Exar Corporation ST68C554 Datasheet HTML 10Page - Exar Corporation ST68C554 Datasheet HTML 11Page - Exar Corporation ST68C554 Datasheet HTML 12Page - Exar Corporation ST68C554 Datasheet HTML 13Page - Exar Corporation ST68C554 Datasheet HTML 14Page - Exar Corporation ST68C554 Datasheet HTML 15Page - Exar Corporation ST68C554 Datasheet HTML 16Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 40 page
background image
ST16C554/554D/68C554
12
Rev. 3.10
The 68 Mode Interface
The 68 mode configures the package interface pins for
connection with Motorola, and other popular micro-
processor bus types. The interface operates similar to
the 68C454/554. In this mode the 554D decodes two
additional addresses, A3-A4 to select one of the four
UART ports. The A3-A4 address decode function is
used only when in the 68 mode (16/-68 logic 0), and is
shown in Table 3 below.
Table 3, SERIAL PORT CHANNEL SELECTION
GUIDE, 68 MODE INTERFACE
-CS
A4
A3
UART
CHANNEL
1
N/A N/A
None
00
0
A
00
1
B
01
0
C
01
1
D
Internal Registers
The 554D provides 13 internal registers for monitoring
and control. These resisters are shown in Table 4
below. Twelve registers are similar to those already
available in the standard 16C454. These registers
function as data holding registers (THR/RHR), inter-
rupt status and control registers (IER/ISR), line status
and control registers (LCR/LSR), modem status and
control registers (MCR/MSR), programmable data
rate (clock) control registers (DLL/DLM), and a user
assessable scratchpad register (SPR). Register func-
tions are more fully described in the following para-
graphs.
Table 4, INTERNAL REGISTER DECODE
A2
A1
A0
READ MODE
WRITE MODE
General Register Set (THR/RHR, IER/ISR, MCR/MSR, LCR/LSR, SPR):
0
0
0
Receive Holding Register
Transmit Holding Register
0
0
1
Interrupt Enable Register
0
1
0
Interrupt Status Register
FIFO Control Register
0
1
1
Line Control Register
1
0
0
Modem Control Register
1
0
1
Line Status Register
1
1
0
Modem Status Register
1
1
1
Scratchpad Register
Scratchpad Register
Baud Rate Register Set (DLL/DLM): Note *2
0
0
0
LSB of Divisor Latch
LSB of Divisor Latch
0
0
1
MSB of Divisor Latch
MSB of Divisor Latch
Note *2: These registers are accessible only when LCR bit-7 is set to a logic 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com