Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD7783 Datenblatt(PDF) 4 Page - Analog Devices

Teilenummer AD7783
Bauteilbeschribung  Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7783 Datenblatt(HTML) 4 Page - Analog Devices

  AD7783 Datasheet HTML 1Page - Analog Devices AD7783 Datasheet HTML 2Page - Analog Devices AD7783 Datasheet HTML 3Page - Analog Devices AD7783 Datasheet HTML 4Page - Analog Devices AD7783 Datasheet HTML 5Page - Analog Devices AD7783 Datasheet HTML 6Page - Analog Devices AD7783 Datasheet HTML 7Page - Analog Devices AD7783 Datasheet HTML 8Page - Analog Devices AD7783 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
REV. B
–4–
AD7783
Limit at TMIN, TMAX
Parameter
(B Version)
Unit
Conditions/Comments
t1
30.5176
ms typ
Crystal Oscillator Period
tADC
50.54
ms typ
19.79 Hz Update Rate
t2
0
ns min
CS Falling Edge to DOUT Active
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t3
2
¥ tADC
ns typ
Channel Settling Time
t4
3
0
ns min
SCLK Active Edge to Data Valid Delay
4
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t7
5
10
ns min
Bus Relinquish Time after
CS Inactive Edge
80
ns max
t8
0
ns min
CS Rising Edge to SCLK Inactive Edge Hold Time
t9
10
ns min
SCLK Inactive to DOUT High
80
ns max
Slave Mode Timing
t5
100
ns min
SCLK High Pulse Width
t6
100
ns min
SCLK Low Pulse Width
Master Mode Timing
t5
t1/2
ms typ
SCLK High Pulse Width
t6
t1/2
ms typ
SCLK Low Pulse Width
t10
t1/2
ms min
DOUT Low to First SCLK Active Edge
4
3t1/2
ms max
NOTES
1Sample tested during initial release to ensure compliance. All input signals are specified with t
R = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2See Figure 2.
3These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V
OL or VOH limits.
4SCLK active edge is falling edge of SCLK.
5These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means the times quoted in the timing characteristics are the true bus relin-
quish times of the part and as such are independent of external bus loading capacitances.
TIMING CHARACTERISTICS1, 2 (V
DD = 2.7 V to 3.6 V or VDD = 4.75 V to 5.25 V; GND = 0 V; XTAL = 32.768 kHz;
Input Logic 0 = 0 V, Logic 1 = VDD, unless otherwise noted.)
TO OUTPUT
PIN
50pF
ISINK (1.6mA WITH VDD = 5V
100 A WITH VDD = 3V)
1.6V
ISOURCE( 200 A WITH VDD = 5V
100 A WITH VDD = 3V)
Figure 1. Load Circuit for Timing Characterization



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com