Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

CS5345 Datenblatt(PDF) 32 Page - Cirrus Logic

Teilenummer CS5345
Bauteilbeschribung  105 DB 24BIT 192 KHZ STEREO AUDIO ADC
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5345 Datenblatt(HTML) 32 Page - Cirrus Logic

Back Button CS5345 Datasheet HTML 28Page - Cirrus Logic CS5345 Datasheet HTML 29Page - Cirrus Logic CS5345 Datasheet HTML 30Page - Cirrus Logic CS5345 Datasheet HTML 31Page - Cirrus Logic CS5345 Datasheet HTML 32Page - Cirrus Logic CS5345 Datasheet HTML 33Page - Cirrus Logic CS5345 Datasheet HTML 34Page - Cirrus Logic CS5345 Datasheet HTML 35Page - Cirrus Logic CS5345 Datasheet HTML 36Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 39 page
background image
CS5345
32
example settings.
6.8
ADC Input Control - Address 09h
6.8.1
PGA Soft Ramp or Zero Cross Enable (Bits 4:3)
Function:
Soft Ramp Enable
Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally
ramping, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per 8 left/right clock
periods. See Table 10 on page 33.
Zero Cross Enable
Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will
occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur
after a time-out period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample
rate) if the signal does not encounter a zero crossing. The zero cross function is independently mon-
itored and implemented for each channel. See Table 10 on page 33.
Soft Ramp and Zero Cross Enable
Soft Ramp and Zero Cross Enable dictate that signal level changes, either by attenuation changes or
muting, will occur in 1/8 dB steps and be implemented on a signal zero crossing. The 1/8 dB level
change will occur after a time-out period between 512 and 1024 sample periods (10.7 ms to 21.3 ms
at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is
independently monitored and implemented for each channel. See Table 10 on page 33.
Table 9. Example Gain and Attenuation Settings
Gain[5:0]
Setting
101000
-12 dB
000000
0 dB
011000
+12 dB
76543
210
Reserved
Reserved
Reserved
PGASoft
PGAZero
Sel2
Sel1
Sel0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com