TLS115D0 datasheet(8/26 Pages) INFINEON

8 / 26 page

TLS115D0

High Precision Voltage Tracker

General product characteristics

Data Sheet

Rev. 1.00

2016-10-13

3.2

Functional range

Note:

Within the functional or operating range, the IC operates as described in the circuit description. The

electrical characteristics are specified within the conditions given in the Electrical Characteristics

table.

3.3

Thermal resistance

Note:

This thermal data was generated in accordance with JEDEC JESD51 standards. For more

information, go to www.jedec.org.

Table 2

Functional range

Parameter

Symbol

Values

Unit Note or

Test Condition

Number

Min.

Typ.

Max.

Input voltage range

VIN

–

P_3.2.1

Adjust input voltage range

(voltage tracking range)

VADJ

–

P_3.2.2

Output capacitor

COUT

––µF

–1)2)

1) The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%.

2) Not subject to production test, specified by design.

P_3.2.3

Output capacitor’s

Equivalent Series

Resistance

ESR

(COUT)

––

Ω

–2)

P_3.2.4

Junction temperature

-40

–

150

°C

–2)

P_3.2.5

Table 3

Thermal resistance TLS115D0EJ in PG-DSO-8 EP package

Parameter

Symbol

Values

Unit Note or

Test Condition

Number

Min.

Typ.

Max.

Junction to case1)

1) Not subject to production test, specified by design.

RthJC

–

K/W

–

P_3.3.1

Junction to pin1)

RthJP

–

K/W

–

P_3.3.2

Junction to ambient1)

RthJA

–50

–

K/W

2s2p board2)

2) Specified RthJA value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip

and package) was simulated on a 76.2 × 114.3 × 1.5 mm3 board with 2 inner copper layers (2×70µm Cu, 2×35µm Cu).

Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

P_3.3.3

Junction to ambient1)

RthJA

–

157

–

K/W

1s0p board, footprint

only3)

3) Specified RthJA value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The product (chip and

package) was simulated on a 76.2×114.3×1.5 mm3 board with 1 copper layer (1 x 70 µm Cu).

P_3.3.4

Junction to ambient1)

RthJA

–

K/W

1s0p board, 300 mm2

heatsink area on PCB3)

P_3.3.5

Junction to Ambient1)

RthJA

–

K/W

1s0p board, 600 mm2

heatsink area on PCB3)

P_3.3.6

TLS115D0 Datenblatt(PDF) 8 Page - Infineon Technologies AG

TLS115D0 Datenblatt(HTML) 8 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

Datenblatt Download

Link URL