PC87383 datasheet(21/77 Pages) NSC

21 / 77 page

3.0 Device Architecture and Configuration (Continued)

Revision 1.1

www.national.com

3.2.3

Standard Configuration Register Definitions

In the registers below, any undefined bit is reserved. Unless otherwise noted, the following definitions also hold true:

All registers are read/write.

All reserved bits return 0 on reads, except where noted otherwise. To prevent unpredictable results, do not modify

these bits. Use read-modify-write to prevent the values of reserved bits from being changed during write.

Write-only registers must not use read-modify-write during updates.

Table 9. Standard General Conﬁguration Registers

Index

Description

07h

Logical Device

Number

This register selects the current logical device. See Table 8 for valid numbers. All

other values are reserved.

20h-2Fh

PC87383

Conﬁguration

PC87383 conﬁguration registers and ID registers.

Table 10. Logical Device Activate Register

Index

Description

30h

Activate

Bits 7-1: Reserved.

Bit 0:

Logical device activation control; see Section 3.3 on page 25.

0: Disabled.

1: Enabled.

Table 11. I/O Space Conﬁguration Registers

Index

Description

60h

I/O Port Base

Address Bits 15-8

Descriptor 0

Indicates selected I/O lower limit address bits 15-8 for I/O Descriptor 0.

61h

I/O Port Base

Address Bits 7-0

Descriptor 0

Indicates selected I/O lower limit address bits 7-0 for I/O Descriptor 0.

PC87383 Datenblatt(PDF) 21 Page - National Semiconductor (TI)

PC87383 Datenblatt(HTML) 21 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datenblatt Download

Link URL