8

DLP4710

DLPS125 – NOVEMBER 2018

www.ti.com

Product Folder Links: DLP4710

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated

(1)

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device is not implied at these or any other conditions beyond those indicated under Recommended

Operating Conditions. Exposure above or below the Recommended Operating Conditions for extended periods may affect device

reliability.

(2)

All voltage values are with respect to the ground terminals (VSS). The following power supplies are all required to operate the DMD:

VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required.

(3)

VOFFSET supply transients must fall within specified voltages.

(4)

Exceeding the recommended allowable absolute voltage difference between VDDI and VDD may result in excessive current draw.

(5)

Exceeding the recommended allowable absolute voltage difference between VBIAS and VOFFSET may result in excessive current

draw.

(6)

Exceeding the recommended allowable absolute voltage difference between VBIAS and VRESET may result in excessive current draw.

(7)

This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. Sub-LVDS differential

inputs must not exceed the specified limit or damage may result to the internal termination resistors.

(8)

The highest temperature of the active array (as calculated by the Micromirror Array Temperature Calculation) or of any point along the

Window Edge as defined in Figure 18. The locations of thermal test points TP2, TP3, TP4, and TP5 in Figure 18 are intended to

measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher

temperature, that point should be used.

(9)

Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in

Figure 18. The window test points TP2, TP3, TP4, and TP5 shown in Figure 18 are intended to result in the worst case delta. If a

particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

6 Specifications

6.1 Absolute Maximum Ratings

see

(1)

MIN

MAX

UNIT

Supply voltage

VDD

Supply voltage for LPSDR low speed interface

–0.5

2.3

V

VDDI

–0.5

2.3

V

VOFFSET

–0.5

11

V

VBIAS

–0.5

19

V

VRESET

–15

0.5

V

| VDDI–VDD |

0.3

V

|

VBIAS–VOFFS

ET |

11

V

|

VBIAS–VRESE

T |

34

V

Input voltage

–0.5

VDD +

0.5

V

–0.5

VDDI +

0.5

V

Input pins

| VID |

810

mV

IID

SubLVDS input differential current

10

mA

Clock frequency

Clock frequency for low speed interface LS_CLK

130

MHz

Clock frequency for high speed interface DCLK

620

MHz

Environmental

–20

90

°C

–40

90

°C

Dew Point Temperature - operating and non-operating (non-

condensing)

81

°C

Absolute Temperature delta between any point on the window edge

30

°C