AD5669RBCBZ-1-R5 datasheet(25/30 Pages) AD

25 / 30 page

Data Sheet

AD5629R/AD5669R

Rev. F | Page 25 of 30

INTERNAL REFERENCE REGISTER

The internal reference is available on all versions. The on-board

reference is off at power-up by default. The on-board reference

can be turned off or on by a user-programmable internal REF

the internal reference value. Command 1000 is reserved for

setting the internal REF register (see Table 8). Table 11 shows

how the state of the bits in the input shift register corresponds

to the mode of operation of the device.

POWER-ON RESET

The AD5629R/AD5669R contain a power-on reset circuit that

controls the output voltage during power-up. The AD5629R/

AD5669R DAC output powers up to 0 V and the AD5669R-3

DAC output powers up to midscale. The output remains powered

up at this level until a valid write sequence is made to the DAC.

This is useful in applications where it is important to know the

state of the output of the DAC while it is in the process of powering

up. There is also a software executable reset function that resets

the DAC to the power-on reset code. Command 0111 is reserved

for this reset function (see Table 8). Any events on LDAC or

CLR during power-on reset are ignored.

DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10

DB9

DB8

DB7

DB6

DB5

DB4

DB3

DB2

DB1

DB0

D15

D14

D13

D12

D11

D10

COMMAND

DAC ADDRESS

DAC DATA

COMMAND BYTE

DATA HIGH BYTE

DATA LOW BYTE

Figure 53. AD5669R Input Register Contents

DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10

DB9

DB8

DB7

DB6

DB5

DB4

DB3

DB2

DB1

DB0

D11

D10

COMMAND

DAC ADDRESS

DAC DATA

COMMAND BYTE

DATA HIGH BYTE

DATA LOW BYTE

Figure 54. AD5629R Input Register Contents

AD5669RBCBZ-1-R5 Datenblatt(PDF) 25 Page - Analog Devices

AD5669RBCBZ-1-R5 Datenblatt(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datenblatt Download

Link URL