Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

25C320E/P Datenblatt(PDF) 11 Page - Microchip Technology

Teilenummer 25C320E/P
Bauteilbeschribung  32K SPI Bus Serial EEPROM
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

25C320E/P Datenblatt(HTML) 11 Page - Microchip Technology

Back Button 25C320E/P Datasheet HTML 7Page - Microchip Technology 25C320E/P Datasheet HTML 8Page - Microchip Technology 25C320E/P Datasheet HTML 9Page - Microchip Technology 25C320E/P Datasheet HTML 10Page - Microchip Technology 25C320E/P Datasheet HTML 11Page - Microchip Technology 25C320E/P Datasheet HTML 12Page - Microchip Technology 25C320E/P Datasheet HTML 13Page - Microchip Technology 25C320E/P Datasheet HTML 14Page - Microchip Technology 25C320E/P Datasheet HTML 15Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
 2004 Microchip Technology Inc.
DS21227E-page 11
25AA320/25LC320/25C320
3.6
Write Status Register Instruction
(WRSR)
The Write Status Register instruction (WRSR) allows the
user to select one of four levels of protection for the
array by writing to the appropriate bits in the Status
register. The array is divided up into four segments.
The user has the ability to write-protect none, one, two,
or all four of the segments of the array. The partitioning
is controlled as shown in Table 3-2.
The Write-Protect Enable (WPEN) bit is a nonvolatile
bit that is available as an enable bit for the WP pin. The
Write-Protect (WP) pin and the Write-Protect Enable
(WPEN) bit in the Status register control the program-
mable hardware write-protect feature. Hardware write
protection is enabled when WP pin is low and the
WPEN bit is high. Hardware write protection is disabled
when either the WP pin is high or the WPEN bit is low.
When the chip is hardware write-protected, only writes
to nonvolatile bits in the Status register are disabled.
See Table 3-3 for a matrix of functionality on the WPEN
bit.
See Figure 3-7 for the WRSR timing sequence.
TABLE 3-2:
ARRAY PROTECTION
FIGURE 3-7:
WRITE STATUS REGISTER TIMING SEQUENCE
BP1
BP0
Array Addresses
Write-Protected
00
none
01
upper 1/4
(0C00h - 0FFFh)
10
upper 1/2
(0800h - 0FFFh)
11
all
(0000h - 0FFFh)
SO
SI
CS
9
1011
12
131415
01
0
0
0
0
00
76
5
4
21
0
instruction
data to Status register
High-impedance
SCK
0
23456
7
1
8
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com