| Datenblatt-Suchmaschine für elektronische Bauteile |
|
AW9119 Datenblatt(PDF) 13 Page - Shanghai awinic technology co.,ltd |
|
|
|||||||||||||||||||||||||||||
AW9119 Datenblatt(HTML) 13 Page - Shanghai awinic technology co.,ltd |
|
13 / 42 page ![]() AW9119 June 2018 V1.2 www.awinic.com.cn 13 Copyright © 2015 SHANGHAI AWINIC TECHNOLOGY CO., LTD SCL SDA S/Sr S: START condition Sr: START Repeated condition P: STOP condition P Figure 8 I2C Start/Stop Condition Timing 9.3.5 Write Cycle One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock’s high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock. Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. In a write process, the following steps should be followed: a) Master device generates START condition. The “START” signal is generated by lowering the SDA signal while the SCL signal is high. b) Master device sends slave address (7-bit) and the data direction bit (w = 0). c) Slave device sends acknowledge signal if the slave address is correct. d) Master sends control register address (8-bit) e) Slave sends acknowledge signal f) Master sends data high 8Bit to be written to the addressed register g) Slave sends acknowledge signal h) Master sends data low 8Bit to be written to the addressed register I) Slave sends acknowledge signal j) Master generates STOP condition to indicate write cycle end 0 A2 A1 A0 A6 A5 A3 A4 A4 A3 A1 A2 A7 A5 A6 1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 D13 D12 D10 D11 A0 D14 D15 D6 D0 D1 D9 D8 D7 7 8 0 1 2 3 4 5 6 7 8 0 1 ... 6 SCL SDA Ack Ack Ack 7 8 Ack Start R/W …… Stop I2C Address Register Address Register High 8Bit Register Low 8BIt Figure 9 AW9119 I2C Write Timing 9.3.6 Read Cycle In a read cycle, the following steps should be followed: a) Master device generates START condition |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |