X76F102 datasheet(2/18 Pages) XICOR

2 / 18 page

X76F102

PIN DESCRIPTIONS

Serial Clock (SCL)

The SCL input is used to clock all data into and out of the

device.

Serial Data (SDA)

SDA is an open drain serial data input/output pin. During

a read cycle, data is shifted out on this pin. During a write

cycle, data is shifted in on this pin. In all other cases, this

pin is in a high impedance state.

Reset (RST)

RST is a device reset pin. When RST is pulsed high the

X76F102 will output 32 bits of ﬁxed data which conforms

to the standard for “synchronous response to reset”. The

part must not be in a write cycle for the response to reset

to occur. See Figure 7. If there is power interrupted dur-

ing the Response to Reset, the response to reset will be

aborted and the part will return to the standby state. The

response to reset is "mask programmable" only!

The basic sequence is illustrated in Figure 1.

DEVICE OPERATION

The X76F102 memory array consists of fourteen 8-byte

sectors. Read or write access to the array always begins

at the ﬁrst address of the sector. Read operations then

can continue indeﬁnitely. Write operations must total 8

bytes.

There are two primary modes of operation for the

X76F102; Protected READ and protected WRITE. Pro-

tected operations must be performed with one of two

8-byte passwords.

The basic method of communication for the device is

generating a start condition, then transmitting a com-

mand, followed by the correct password. All parts will be

shipped from the factory with all passwords equal to ‘0’.

The user must perform ACK Polling to determine the

validity of the password, before starting a data transfer

(see Acknowledge Polling.) Only after the correct pass-

word is accepted and a ACK polling has been performed,

can the data transfer occur.

To ensure the correct communication, RST must remain

LOW under all conditions except when running a

“Response to Reset sequence”.

Data is transferred in 8-bit segments, with each transfer

being followed by an ACK, generated by the receiving

device.

If the X76F102 is in a nonvolatile write cycle a “no ACK”

(SDA=High) response will be issued in response to load-

ing of the command byte. If a stop is issued prior to the

nonvolatile write cycle the write operation will be termi-

nated and the part will reset and enter into a standby

mode.

PIN NAMES

PIN CONFIGURATION

Symbol

Description

SDA

Serial Data Input/Output

SCL

Serial Clock Input

RST

Reset Input

Vcc

Supply Voltage

Vss

Ground

No Connect

SDA

VCC

RST

SCL

SOIC

VCC

RST

SCL

VSS

SDA

Smart Card Module

GND

SDA

VCC

RST

SCL

MSOP

VSS

RST

SCL

SDA

Vss

PDIP

VCC

VSS

RST

SDA

VCC

SCL

TSSOP

X76F102 Datenblatt(PDF) 2 Page - Xicor Inc.

X76F102 Datenblatt(HTML) 2 Page - Xicor Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

Datenblatt Download

Link URL