| Datenblatt-Suchmaschine für elektronische Bauteile |
|
ASMP5P23S04A Datenblatt(PDF) 6 Page - Alliance Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
ASMP5P23S04A Datenblatt(HTML) 6 Page - Alliance Semiconductor Corporation |
|
6 / 13 page ![]() `` August 2004 ASM5P23S04A rev 2.0 3.3 ‘SpreadTrak’ Zero Delay Buffer 6 of 13 Notice: The information in this document is subject to change without notice. Switching Characteristics for ASM5P23S04A Commercial Temperature Devices Parameter Description Test Conditions Min Typ Max Unit t1 Output Frequency 30-pF load, All devices 10 100 MHz t1 Output Frequency 20-pF load, -1H, -5H devices 10 133.3 MHz t1 Output Frequency 15-pF load, -1, -2 devices 10 133.3 MHz Duty Cycle 4= (t 2 / t1) * 100 (-1, -2, -1H, -5H) Measured at 1.4V, FOUT = 66.66 MHz 30-pF load 40.0 50.0 60.0 % Duty Cycle 4 = (t 2 / t1) * 100 (-1, -2,-1H, -5H) Measured at 1.4V, FOUT = <50 MHz 15-pF load 45.0 50.0 55.0 % t3 Output Rise Time 4 (-1, -2) Measured between 0.8V and 2.0V 30-pF load 2.20 ns t3 Output Rise Time 4 (-1, -2) Measured between 0.8V and 2.0V 15-pF load 1.50 ns t3 Output Rise Time 4 (-1H, -5H) Measured between 0.8V and 2.0V 30-pF load 1.50 ns t4 Output Fall Time 4 (-1, -2) Measured between 2.0V and 0.8V 30-pF load 2.20 ns t4 Output Fall Time 4 (-1, -2) Measured between 2.0V and 0.8V 15-pF load 1.50 ns t4 Output Fall Time 4 (-1H, -5H) Measured between 2.0V and 0.8V 30-pF load 1.25 ns Output-to-output skew on same bank (-1, -2) 4 All outputs equally loaded 200 Output-to-output skew (-1H, -5H) All outputs equally loaded 200 Output bank A -to- output bank B skew (-1, - 5H) All outputs equally loaded 200 t5 Output bank A to output bank b skew (-2) All outputs equally loaded 400 ps t6 Delay, REF Rising Edge to FBK Rising Edge 3 Measured at VDD /2 0 ±250 ps t7 Device-to-Device Skew 4 Measured at VDD/2 on the FBK pins of the device 0 500 ps t8 Output Slew Rate 4 Measured between 0.8V and 2.0V using Test Circuit #2 1 V/ns Measured at 66.67 MHz, loaded outputs, 15 pF load 175 Measured at 66.67 MHz, loaded outputs, 30 pF load 200 tJ Cycle-to-cycle jitter 4 (-1, -1H, -5H) Measured at 133.3 MHz, loaded outputs, 15 pF load 100 ps Measured at 66.67 MHz, loaded outputs, 30pF load 400 tJ Cycle-to-cycle jitter 4 (-2,) Measured at 66.67 MHz, loaded outputs, 15 pF load 375 ps tLOCK PLL Lock Time 4 Stable power supply, valid clock presented on REF and FBK pins 1.0 ms |
|
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |