Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

BLUENRG-345VT Datenblatt(PDF) 13 Page - STMicroelectronics

Teilenummer BLUENRG-345VT
Bauteilbeschribung  Programmable Bluetooth® Low Energy wireless SoC
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-345VT Datenblatt(HTML) 13 Page - STMicroelectronics

Back Button BLUENRG-345VT Datasheet HTML 9Page - STMicroelectronics BLUENRG-345VT Datasheet HTML 10Page - STMicroelectronics BLUENRG-345VT Datasheet HTML 11Page - STMicroelectronics BLUENRG-345VT Datasheet HTML 12Page - STMicroelectronics BLUENRG-345VT Datasheet HTML 13Page - STMicroelectronics BLUENRG-345VT Datasheet HTML 14Page - STMicroelectronics BLUENRG-345VT Datasheet HTML 15Page - STMicroelectronics BLUENRG-345VT Datasheet HTML 16Page - STMicroelectronics BLUENRG-345VT Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 72 page
background image
In DEEPSTOP mode:
•
The system and the bus clocks are stopped
•
Only the essential digital power domain is ON and supplied at 1.0 V
•
The bank RAM0 is kept in retention
•
The other banks of RAM can be in retention or not, depending on the software configuration
•
The low speed clock can be running or stopped, depending on the software configuration:
–
ON or OFF
–
Sourced by LSE or by LSI
•
The RTC and the IWDG stay active, if enabled and the low speed clock is ON
•
The radio wake-up block, including its timer, stay active (if enabled and the low speed clock is ON)
•
Eight I/Os (PA4/ PA5/ PA6/ PA7/ PA8/ PA9/ PA10/ PA11) can be in output driving:
–
A static low or high level
–
The low speed clock
–
The RTC output
Possible wake-up sources are:
•
The radio block is able to generate two events to wake up the system through its embedded wake-up timer
running on low speed clock:
–
Radio wake-up time is reached
–
CPU host wake-up time is reached
•
The RTC can generate a wake-up event
•
The IWDG can generate a reset event
•
Up to 28 GPIOs are able to wake up the system (PA0 to PA15 and PB0 to PB11)
At the wake-up, all the hardware resources located in the digital power domain that are OFF during the
DEEPSTOP mode, are reset. The CPU reboots. The wake-up reason is visible in the register of the power
controller.
1.7.3
SHUTDOWN mode
The SHUTDOWN mode is the least power consuming mode.
The conditions to enter SHUTDOWN mode are the same conditions needed to enter DEEPSTOP mode except
that the LPMS bit of the power controller unit is 1.
In SHUTDOWN mode, the BlueNRG-LP is in ultra-low power consumption: all voltage regulators, clocks and the
RF interface are not powered. The BlueNRG-LP can enter shutdown mode by internal software sequence. The
only way to exit shutdown mode is by asserting and deasserting the RSTN pin.
In SHUTDOWN mode:
•
The system is powered down as both the regulators are OFF
•
The VDDIO power domain is ON
•
All the clocks are OFF, LSI and LSE are OFF
•
The I/Os pull-up and pull-down can be controlled during SHUTDOWN mode, depending on the software
configuration
•
The only wake-up source is a low pulse on the RSTN pin
The exit from SHUTDOWN is similar to a POR startup. The PDR feature can be enabled or disabled during
SHUTDOWN.
1.8
Reset management
The BlueNRG-LP offers two different resets:
•
The PORESETn: this reset is provided by the low power management unit (LPMU) analog block and
corresponds to a POR or PDR root cause. It is linked to power voltage ramp-up or ramp-down. This reset
impacts all resources of the BlueNRG-LP. The exit from SHUTDOWN mode is equivalent to a POR and thus
generates a PORESETn. The PORESETn signal is active when the power supply of the device is below a
threshold value or when the regulator does not provide the target voltage.
BlueNRG-LP
Reset management
DS13282 - Rev 2
page 13/72



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com