| Datenblatt-Suchmaschine für elektronische Bauteile |
|
STM32MP157F Datenblatt(PDF) 43 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32MP157F Datenblatt(HTML) 43 Page - STMicroelectronics |
|
43 / 260 page ![]() DS12505 Rev 5 43/260 STM32MP157C/F Functional overview 59 The DFSDM peripheral supports: • 8 multiplexed input digital serial channels: – configurable SPI interface to connect various SD modulator(s) – configurable Manchester coded 1-wire interface support – PDM (pulse density modulation) microphone input support – maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding) – clock output for SD modulator(s): 0…20 MHz • Alternative inputs from 8 internal digital parallel channels (up to 16-bit input resolution): – internal sources: ADC data or memory data streams (DMA) • 6 digital filter modules with adjustable digital signal processing: –Sincx filter: filter order/type (1…5), oversampling ratio (1…1024) – integrator: oversampling ratio (1…256) • Up to 24-bit output data resolution, signed output data format • Automatic data offset correction (offset stored in register by user) • Continuous or single conversion • Start-of-conversion triggered by: – software trigger – internal timers – external events – start-of-conversion synchronously with first digital filter module (DFSDM0) • Analog watchdog feature: – low value and high value data threshold registers – dedicated configurable Sincx digital filter (order = 1…3, oversampling ratio = 1…32) – input from final output data or from selected input digital serial channels – continuous monitoring independently from standard conversion • Short circuit detector to detect saturated analog input values (bottom and top range): – up to 8-bit counter to detect 1…256 consecutive 0’s or 1’s on serial data stream – monitoring continuously each input serial channel • Break signal generation on analog watchdog event or on short circuit detector event • Extremes detector: – storage of minimum and maximum values of final conversion data – refreshed by software • DMA capability to read the final conversion data • Interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence • “Regular” or “injected” conversions: – “regular” conversions can be requested at any time or even in continuous mode without having any impact on the timing of “injected” conversions – “injected” conversions for precise timing and with high conversion priority |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |