PRT2011CVL5A datasheet(39/112 Pages) NXP

Teilenummer	PRT2011CVL5A

Bauteilbeschribung	i.MX RT1064 Crossover Processors Data Sheet for Consumer Products

PDF	112 Pages

Scroll/Zoom	100%

Hersteller	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

39 / 112 page

Electrical Characteristics

i.MX RT1064 Crossover Processors Data Sheet for Consumer Products, Rev. 2, 08/2020

NXP Semiconductors

4.4.2

WDOG reset timing parameters

Figure 8 shows the WDOG reset timing and Table 29 lists the timing parameters.

Figure 8. WDOGn_B timing diagram

NOTE

RTC_XTALI is approximately 32 kHz. RTC_XTALI cycle is one period or

approximately 30

s.

NOTE

WDOGn_B output signals (for each one of the Watchdog modules) do not

have dedicated pins, but are muxed out through the IOMUX. See the IOMUX

manual for detailed information.

4.4.3

SCAN JTAG Controller (SJC) timing parameters

Figure 9 depicts the SJC test clock input timing. Figure 10 depicts the SJC boundary scan timing.

Figure 11 depicts the SJC test access port. Signal parameters are listed in Table 30.

Figure 9. Test clock input timing diagram

Table 29. WDOGn_B timing parameters

Parameter

Min

Max

Unit

CC3

Duration of WDOGn_B Assertion

—

RTC_XTALI cycle

WDOGn_B

CC3

(Output)

JTAG_TCK

(Input)

VIH

VIL

SJ1

SJ2

SJ3

PRT2011CVL5A Datenblatt(PDF) 39 Page - NXP Semiconductors