| Datenblatt-Suchmaschine für elektronische Bauteile |
|
AD9375BBCZ Datenblatt(PDF) 13 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9375BBCZ Datenblatt(HTML) 13 Page - Analog Devices |
|
13 / 61 page ![]() Data Sheet AD9375 Rev. 0 | Page 13 of 61 Timing Diagrams AT DEVICE PINS DEV_CLK_IN tH = –1.5ns tS = +2.5ns t'H = +0.5ns t'S = +0.5ns AT DIGITAL CORE tH tS tH tS t'H t'S t'H DEV_CLK_IN DELAY IN REFERENCE TO SYSREF CLK DELAY = 2ns Figure 2. SYSREF_IN Signal Setup and Hold Timing DEV_CLK_IN SYSREF_IN VALID SYSREF_IN tH = –1.5ns tS = +2.5ns tH tS tH tS tH tS tH tS INVALID SYSREF_IN Figure 3. SYSREF_IN Signal Setup and Hold Timing Examples Relative to DEV_CLK_IN Signal |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |