STM32WLE4JCU6TR datasheet(37/145 Pages) STMICROELECTRONICS

37 / 145 page

DS13105 Rev 8

37/145

STM32WLE5/E4xx

Functional overview

Figure 8. Clock tree

1. For full details about the internal and external clock source characteristics, refer to the electrical characteristics section in

the device datasheet.

2. The ADC clock can additionally be derived from the AHB clock of the ADC bus interface, divided by a programmable factor

(1, 2 or 4). When the programmable factor is 1, the AHB prescaler must be equal to 1.

3.13

Hardware semaphore (HSEM)

The HSEM provides a 16- (32-bit) register based semaphores. The semaphores can be

used to ensure synchronization between different processes running on the core. The

HSEM provides a non blocking mechanism to lock semaphores in an atomic way. The

following functions are provided:

•

Locking a semaphore can be done in two ways:

–

2-step lock: by writing COREID and PROCID to the semaphore, followed by a

read check

–

1-step lock: by reading the COREID from the semaphore

•

Interrupt generation when a semaphore is unlocked: Each semaphore may generate

an interrupt on one of the interrupt lines.

•

Semaphore clear protection: A semaphore is only unlocked when COREID and

PROCID match.

•

Global semaphore clear per COREID

MSv62605V2

LSI RCC 32 kHz

LSE OSC

32.768 kHz

LSCO

to IWDG

OSC_IN

OSC_OUT

MCO

/1 - 16

/32

LSE CSS

PLL

SYSCLK

MSI

HSI16

HSE32

PLLRCLK

LSE

LSI

SYS clock

source

control

SYSCLK

MSI

HSI16

AHB3

SHDHPRE

/1,2,...,512

HCLK1

HCLK3

APB1

PPRE1

/1,2,4,8,16

to CPU, AHB1, AHB2

to CPU FCLK

to CPU system timer

APB2

PPRE2

/1,2,4,8,16

PCLK1

PCLK2

to AHB3, Flash, SRAM1, SRAM2

to APB1 TIMx

to APB2 TIMx

to USART1

to LPTIM1

to LPUART1

to ADC

to RTC

x1 or

to I2C1

PCLKn

SYSCLK

HSI16

PCLKn

LSI

LSE

PLLPCLK

SYSCLK

PCLKn

LSE

to APB2

to APB1

to RF

SYSCLK

MSI

to RNG

PLLQCLK

PLLRCLK

OSC32_IN

OSC32_OUT

LSI

LSE

LSI

LSE

HSEPRE

/1,2

to I2C2

to I2C3

to LPTIM3

to LPTIM2

PCLK3

to APB3

to USART2

HSI16

to SPI2S2

I2S_CKIN

HSI16

PLLPCLK

PLLQCLK

CPU

HPRE

/1,2,...,512

HSE32 OSC

32 MHz

HSE CSS

MSI RC

100 kHz - 48 MHz

HSI16 RC

16 MHz

LSI

DAC

STM32WLE4JCU6TR Datenblatt(PDF) 37 Page - STMicroelectronics

STM32WLE4JCU6TR Datenblatt(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL