2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure

optimal performance. This can be accomplished by providing short, appropriately sized traces from the

SN74HCS238 to the receiving device(s).

output current from the Absolute Maximum Ratings is not violated. Most CMOS inputs have a resistive load

measured in megaohms; much larger than the minimum calculated above.

4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase

can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd

Calculation.

9.2.3 Application Curve

A

0

A

1

A

2

Y

0

Y

1

Y

2

Y

3

Y

4

Y

5

Y

6

Y

7

G

2

Figure 9-2. Application timing diagram

www.ti.com

SN74HCS238

SCLS835B – OCTOBER 2020 – REVISED MAY 2021

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

13

Product Folder Links: SN74HCS238