Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

56F8347 Datenblatt(PDF) 21 Page - Freescale Semiconductor, Inc

Teilenummer 56F8347
Bauteilbeschribung  16-BIT HYBRID CONTROLLERS
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F8347 Datenblatt(HTML) 21 Page - Freescale Semiconductor, Inc

Back Button 56F8347 Datasheet HTML 17Page - Freescale Semiconductor, Inc 56F8347 Datasheet HTML 18Page - Freescale Semiconductor, Inc 56F8347 Datasheet HTML 19Page - Freescale Semiconductor, Inc 56F8347 Datasheet HTML 20Page - Freescale Semiconductor, Inc 56F8347 Datasheet HTML 21Page - Freescale Semiconductor, Inc 56F8347 Datasheet HTML 22Page - Freescale Semiconductor, Inc 56F8347 Datasheet HTML 23Page - Freescale Semiconductor, Inc 56F8347 Datasheet HTML 24Page - Freescale Semiconductor, Inc 56F8347 Datasheet HTML 25Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 176 page
background image
Signal Pins
56F8347 Technical Data, Rev. 3.0
Freescale Semiconductor
21
Preliminary
A6
(GPIOE2)
17
Output
Schmitt
Input/
Output
Tri-stated
Input
Address Bus — A6 - A7 specify two of the address lines for
external program or data memory accesses.
Depending upon the state of the DRV bit in the EMI bus control
register (BCR), A6 - A7 and EMI control signals are tri-stated when
the external bus is inactive.
Most designs will want to change the DRV state to DRV = 1
instead of using the default setting.
Port E GPIO — These two GPIO pins can be individually
programmed as input or output pins.
After reset, the default state is Address Bus.
To deactivate the internal pull-up resistor, clear the appropriate
GPIO bit in the GPIOE_PUR register.
Example: GPIOE2, clear bit 2 in the GPIOE_PUR register.
A7
(GPIOE3)
18
A8
(GPIOA0)
19
Output
Schmitt
Input/
Output
Tri-stated
Input
Address Bus— A8 - A15 specify eight of the address lines for
external program or data memory accesses.
Depending upon the state of the DRV bit in the EMI bus control
register (BCR), A8 - A15 and EMI control signals are tri-stated
when the external bus is inactive.
Most designs will want to change the DRV state to DRV = 1
instead of using the default setting.
Port A GPIO — These eight GPIO pins can be individually
programmed as input or output pins.
After reset, the default state is Address Bus.
To deactivate the internal pull-up resistor, clear the appropriate
GPIO bit in the GPIOA_PUR register.
Example: GPIOA0, clear bit 0 in the GPIOA_PUR register.
A9
(GPIOA1)
20
A10
(GPIOA2)
21
A11
(GPIOA3)
22
A12
(GPIOA4)
23
A13
(GPIOA5)
24
A14
(GPIOA6)
25
A15
(GPIOA7)
26
Table 2-2 Signal and Package Information for the 160-Pin LQFP
Signal Name
Pin No.
Type
State
During
Reset
Signal Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com