ICS843002I datasheet(9/16 Pages) ICST

9 / 16 page

843002AGI

www.icst.com/products/hiperclocks.html

REV. A JANUARY 4, 2006

Integrated

Circuit

Systems, Inc.

ICS843002I

FEMTOCLOCKS™ CRYSTAL-TO-3.3V, 2.5V

LVPECL FREQUENCY SYNTHESIZER

CRYSTAL INPUT INTERFACE

The ICS843002I has been characterized with 18pF parallel

resonant crystals. The capacitor values shown in Figure 2

Figure 2. CRYSTAL INPUt INTERFACE

below were determined using a 26.5625MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error.

ICS843002I

33p

18pF Parallel Crystal

27p

XTAL_OUT

XTAL_IN

TERMINATION FOR 3.3V LVPECL OUTPUT

CC - 2V

RTT

o = 50Ω

FOUT

FIN

RTT =

((V

OH + VOL) / (VCC – 2)) – 2

3.3V

125

o = 50Ω

FOUT

FIN

The clock layout topology shown below is a typical ter-

mination for LVPECL outputs. The two different layouts

mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs

that generate ECL/LVPECL compatible outputs. There-

fore, terminating resistors (DC current path to ground)

or current sources must be used for functionality. These

FIGURE 3B. LVPECL OUTPUT TERMINATION

FIGURE 3A. LVPECL OUTPUT TERMINATION

outputs are designed to drive 50

Ω transmission lines.

Matched impedance techniques should be used to maxi-

mize operating frequency and minimize signal distor-

tion. Figures 3A and 3B show two different layouts which

are recommended only as guidelines. Other suitable

clock layouts may exist and it would be recommended

that the board designers simulate to guarantee compat-

ibility across all printed circuit and clock component pro-

cess variations.

ICS843002I Datenblatt(PDF) 9 Page - Integrated Circuit Systems

ICS843002I Datenblatt(HTML) 9 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datenblatt Download

Link URL