PE83336

Product Specification

Copyright

File No. 70/0137~01A



CMOS RFIC SOLUTIONS

Page 2 of 14

11

12

13

14

15

16

17

10

9

8

7

65

4

3

21 44 43 42 41 40

35

34

33

32

31

30

29

36

37

38

39

18 19 20 21 22 23 24 25 26 27 28

D

D

D

D

V

DD

V

DD

S_WR, D

Sdata, D

Sclk, D

FSELS, D

GND

GND

f

p

V

D

out

V

DD

C

ext

V

DD

PD_D

PD_U

V

f

c

Figure 2. Pin Configuration

44-lead CQFJ

Table 1. Pin Descriptions

Pin No.

(44-lead

CQFJ)

Pin

Name

Interface

Mode

Type

Description

1

ALL

(Note 1)

Power supply input. Input may range from 2.85 V to 3.15 V. Bypassing recommended.

2

Direct

Input

R Counter bit0 (LSB).

3

Direct

Input

R Counter bit1.

4

Direct

Input

R Counter bit2.

5

Direct

Input

R Counter bit3.

6

GND

ALL

(Note 1)

Ground.

Parallel

Input

Parallel data bus bit0 (LSB).

7

Direct

Input

M Counter bit0 (LSB).

Parallel

Input

Parallel data bus bit1.

8

Direct

Input

M Counter bit1.

Parallel

Input

Parallel data bus bit2.

9

Direct

Input

M Counter bit2.

Parallel

Input

Parallel data bus bit3.

10

Direct

Input

M Counter bit3.

11

ALL

(Note 1)

Same as pin 1.

12

ALL

(Note 1)

Same as pin 1.

13

S_WR

Serial

Input

Serial load enable input. While S_WR is “low”, Sdata can be serially clocked. Primary