SCIMX6DP5AVT2AB datasheet(122/160 Pages) NXP

122 / 160 page

i.MX 6DualPlus/6QuadPlus Applications Processors Industrial Products, Rev. 3, 11/2018

122

NXP Semiconductors

Electrical Characteristics

4.12.19.2 SSI Receiver Timing with Internal Clock

Figure 87 depicts the SSI receiver internal clock timing and Table 74 lists the timing parameters for the

receiver timing with the internal clock.

Figure 87. SSI Receiver Internal Clock Timing Diagram

Table 74. SSI Receiver Timing with Internal Clock

Parameter

Min

Max

Unit

Internal Clock Operation

SS1

AUDx_TXC/AUDx_RXC clock period

81.4

—

SS2

AUDx_TXC/AUDx_RXC clock high period

36.0

—

SS3

AUDx_TXC/AUDx_RXC clock rise time

—

6.0

SS4

AUDx_TXC/AUDx_RXC clock low period

36.0

—

SS5

AUDx_TXC/AUDx_RXC clock fall time

—

6.0

SS7

AUDx_RXC high to AUDx_TXFS (bl) high

—

15.0

SS9

AUDx_RXC high to AUDx_TXFS (bl) low

—

15.0

SS11

AUDx_RXC high to AUDx_TXFS (wl) high

—

15.0

SS13

AUDx_RXC high to AUDx_TXFS (wl) low

—

15.0

SS20

AUDx_RXD setup time before AUDx_RXC low

10.0

—

SS21

AUDx_RXD hold time after AUDx_RXC low

0.0

—

SS50

SS48

SS1

SS4

SS2

SS51

SS20

SS21

SS49

SS7

SS9

SS11

SS13

SS47

SS3

SS5

AUDx_TXC

(Output)

AUDx_TXFS (bl)

(Output)

AUDx_TXFS (wl)

(Output)

AUDx_RXD

(Input)

AUDx_RXC

(Output)

SCIMX6DP5AVT2AB Datenblatt(PDF) 122 Page - NXP Semiconductors

SCIMX6DP5AVT2AB Datenblatt(HTML) 122 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL