Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Z8F082ASH020SC Datenblatt(PDF) 39 Page - Zilog, Inc.

Teilenummer Z8F082ASH020SC
Bauteilbeschribung  Z8 Encore XP-R F08xA Series with eXtended Peripherals
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8F082ASH020SC Datenblatt(HTML) 39 Page - Zilog, Inc.

Back Button Z8F082ASH020SC Datasheet HTML 35Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 36Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 37Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 38Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 39Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 40Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 41Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 42Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 43Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 244 page
background image
PS024705-0405
P R E L I M I N A R Y
Reset and STOP Mode Recovery
Z8 Encore! XP® F08xA Series
Product Specification
21
Power-On Reset
Each device in the Z8 Encore! XP® F08xA Series contains an internal Power-On Reset
(POR) circuit. The POR circuit monitors the supply voltage and holds the device in the
Reset state until the supply voltage reaches a safe operating level. After the supply voltage
exceeds the POR voltage threshold (VPOR), the device is held in the Reset state until the
POR Counter has timed out. If the crystal oscillator is enabled by the option bits, this tim-
eout is longer.
After the ZZ8 Encore! XP® F08xA Series device exits the Power-On Reset state, the eZ8
CPU fetches the Reset vector. Following Power-On Reset, the POR status bit in the Watch-
Dog Timer Control (WDTCTL) register is set to 1.
Figure 4 illustrates Power-On Reset operation. Refer to the “Electrical Characteristics” on
page 191 for the POR threshold voltage (VPOR).
Table 9. Reset Sources and Resulting Reset Type
Operating Mode
Reset Source
Special Conditions
NORMAL or HALT
modes
Power-On Reset / Voltage Brown-
Out
Reset delay begins after supply voltage
exceeds POR level
Watch-Dog Timer time-out
when configured for Reset
None
RESET pin assertion
All reset pulses less than three system clocks
in width are ignored.
On-Chip Debugger initiated Reset
(OCDCTL[0] set to 1)
System Reset, except the On-Chip Debugger
is unaffected by the reset
STOP mode
Power-On Reset / Voltage Brown-
Out
Reset delay begins after supply voltage
exceeds POR level
RESET pin assertion
All reset pulses less than the specified analog
delay are ignored. See “Electrical
Characteristics” on page 191.
DBG pin driven Low
None



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com