| Datenblatt-Suchmaschine für elektronische Bauteile |
|
MP7641AS Datenblatt(PDF) 9 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
MP7641AS Datenblatt(HTML) 9 Page - Exar Corporation |
|
9 / 24 page ![]() MP7641 9 Rev. 2.00 THEORY OF OPERATION The MP7641 is equipped with a serial data 3-wire standard µ-processor logic interface to reduce pin count, package size, and board wire (space). This interface consists of LD which con- trols the transfer of data to the selected DAC channel, SDI (serial data/address input), CLK (shift register clock) and SDO (serial data output). When the LD signal is high, CLK signal loads the digital input bits (SDI) into the 12-bit shift register (4 bits address A3 to A0, then 8 bits data D7 to D0). The LD signal going low loads this data into the selected DAC. The LD signal going low also disables the serial data input (SDI), output (SDO 3-stated) and the CLK input. This design tremendously reduces digital noise, and glitch transients into the DACs due to free running CLK and SDI. Also, 3-stating the SDO output with LD signal would allow read back of pre-stored digital data of the selected package using one SDO wire for all DAC ICs on the board. Note also that the reset signal (RST) resets all analog outputs to 1/2 of VREF, regardless of any digital inputs. Note that the input VRi is referenced to AGND. Function A3 A2 A1 A0 LD CLK RST Shift Data In and Out XX X X 1 0 →1 1 Repeat Load DACs DAC 0 0 0 0 1 DAC 1 0 0 1 0 DAC 2 0 0 1 1 DAC 3 0 1 0 0 DAC 4 0 1 0 1 DAC 5 0 1 1 0 DAC 6 0 1 1 1 DAC 7 1 0 0 0 1 →0 1 →0 1 →0 1 →0 1 →0 1 →0 1 →0 X X X X X X X X 1 1 1 1 1 1 1 1 Reset all DACs to VREF/2 XX X X X X 0 Table 1. Digital Function Truth Table Serial In/Serial Out 11 1 0 11 1 1 1 1 No Operation No Operation DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 MSB LSB DAC Output Voltage VOi = AGND + (VRi – AGND) ( ) D 256 0000 0 0 0 0 AGND ( 1 ) 256 1111 1 1 1 0 1111 1 1 1 1 000 Table 2. DAC Transfer Function Analog Output vs. Digital Code 00 0 0 1 1 →0 X X X X X SDI Data Input Valid X X X X X X X X X X X SDO Data Output Valid Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z 0 0 0 0 No Operation Stop Shifting Data In and Out XX X X 0 1 Hi-Z XX X No Operation (VRi – AGND) + AGND () 256 (VRi – AGND) + AGND () 256 (VRi – AGND) + AGND 255 254 |
|
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |