Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AS3933 Datenblatt(PDF) 24 Page - ams AG

Teilenummer AS3933
Bauteilbeschribung  3D Low Frequency Wake-Up Receiver
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3933 Datenblatt(HTML) 24 Page - ams AG

Back Button AS3933 Datasheet HTML 20Page - ams AG AS3933 Datasheet HTML 21Page - ams AG AS3933 Datasheet HTML 22Page - ams AG AS3933 Datasheet HTML 23Page - ams AG AS3933 Datasheet HTML 24Page - ams AG AS3933 Datasheet HTML 25Page - ams AG AS3933 Datasheet HTML 26Page - ams AG AS3933 Datasheet HTML 27Page - ams AG AS3933 Datasheet HTML 28Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 64 page
background image
ams Datasheet
Page 23
[v1-08] 2015-Sep-02
Document Feedback
AS3933 − Detailed Description
Register Description and Default Values
Figure 24:
Default Values of Registers
Register
Name
Type
Default
Value
Description
R0<7>
PAT32
R/W
0
Pattern extended to 32 bits (PAT32=0 16 bits, PAT32=1
32bits)
R0<6>
DAT_MAS
K
R/W
0
Masks data on DAT pin before wake-up (DAT_MASK = 0
→ data not masked; DAT_MASK = 1 → data masked)
R0<5>
ON_OFF
R/W
0
ON/OFF operation mode. (Duty-cycle defined in the
register R4<7:6>
R0<4>
MUX_123
R/W
0
Scan mode enable
R0<3>
EN_A2
R/W
1
Channel 2 enable
R0<2>
EN_A3
R/W
1
Channel 3 enable
R0<1>
EN_A1
R/W
1
Channel 1 enable
R0<0>
Reserved
0
Reserved
R1<7>
ABS_HY
R/W
0
Enable Data slicer absolute reference
R1<6>
AGC_TLIM
R/W
0
AGC acting only on the first carrier burst
R1<5>
AGC_UD
R/W
1
AGC operating in both direction (up-down)
R1<4>
ATT_ON
R/W
0
Antenna damper enable
R1<3>
EN_MANC
H
R/W
0
Manchester decoder enable
R1<2>
EN_PAT2
R/W
0
Double wake-up pattern correlation
R1<1>
EN_WPAT
R/W
1
Correlator enable
R1<0>
EN_XTAL
R/W
1
Crystal oscillator enable
R2<7>
S_ABSH
R/W
0
Data slicer absolute threshold reduction
R2<6>
EN_EXT_C
LK
R/W
0
Enables external clock generator
R2<5>
G_BOOST
R/W
0
3dB Amplifier Gain Boost (G_BOOST=1)
R2<5>
Reserved
0
Reserved
R2<3:2>
DISPLAY_
CLK
R/W
00
Set to 11 in case the clock generator's frequency is
shown on pin CL_DAT.
R2<1:0>
S_WU1
R/W
00
Tolerance setting for the stage wake-up (see Figure 37)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com