LP3878 datasheet(5/11 Pages) NSC

5 / 11 page

Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the

device outside of its rated operating conditions.

Note 2: ESD testing was performed using Human Body Model, a 100 pF capacitor discharged through a 1.5 k

Ω resistor. The ESD rating of pin 8 is 1kV.

Note 3: The maximum allowable power dissipation is a function of the maximum junction temperature, TJ(MAX), the junction-to-ambient thermal resistance, θJ−A,

and the ambient temperature, TA. The maximum allowable power dissipation at any ambient temperature is calculated using:

The value

θJ−A for the LLP (SD) package is specifically dependent on PCB trace area, trace material, and the number of layers and thermal vias. For improved

thermal resistance and power dissipation for the LLP package, refer to Application Note AN-1187. Exceeding the maximum allowable power dissipation will cause

excessive die temperature, and the regulator will go into thermal shutdown.

Note 4: If used in a dual-supply system where the regulator load is returned to a negative supply, the LP3878 output must be diode-clamped to ground.

Note 5: The output PNP structure contains a diode between the VIN and VOUT terminals that is normally reverse-biased. Forcing the output above the input will turn

on this diode and may induce a latch-up mode which can damage the part (see Application Hints).

Note 6: Limits are guaranteed through testing, statistical correlation, or design.

Note 7: Typical numbers reperesent the most likely parametric norm for 25˚C operation.

Note 8: See Typical Performance Characteristics curves.

LP3878 Datenblatt(PDF) 5 Page - National Semiconductor (TI)

LP3878 Datenblatt(HTML) 5 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Datenblatt Download

Link URL