MDT10P10(BE)

This specification are subject to be changed without notice. Any latest information

please preview

ttp;//www.mdtic.com.tw

P. 3

2005/6

VER1.3

Address

Description

04

MSR

05

Port A

06

Port B

07~1F

Internal RAM, General Purpose Register

(1) IAR ( Indirect Address Register) : R0

(2) RTCC (Real Time Counter/Counter Register) : R1

(3) PC (Program Counter) : R2

Write PC, CALL --- always 0

LJUMP, JUMP, LCALL --- from instruction word

RTWI, RET --- from STACK

A9

A8

A7~A0

Write PC, JUMP, CALL --- always 0 (ROM 1.0K)

LJUMP, LCALL --- from instruction word

RTWI, RET --- from STACK

Write PC --- from ALU

LJUMP, JUMP, LCALL, CALL --- from instruction word

RTWI, RET --- from STACK

(4) STATUS (Status register) : R3

Bit

Symbol

Function

0

1

2

3

4

5-7

C

HC

Z

PF

TF

——

Carry bit

Half Carry bit

Zero bit

Power loss Flag bit

Time overflow Flag bit

General purpose bit

(5) MSR (Memory Select Register) : R4