Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADP1034ACPZ-1-R7 Datenblatt(PDF) 22 Page - Analog Devices

Teilenummer ADP1034ACPZ-1-R7
Bauteilbeschribung  3-Channel Isolated Micropower Management Unit with Seven Digital Isolators and
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADP1034ACPZ-1-R7 Datenblatt(HTML) 22 Page - Analog Devices

Back Button ADP1034ACPZ-1-R7 Datasheet HTML 18Page - Analog Devices ADP1034ACPZ-1-R7 Datasheet HTML 19Page - Analog Devices ADP1034ACPZ-1-R7 Datasheet HTML 20Page - Analog Devices ADP1034ACPZ-1-R7 Datasheet HTML 21Page - Analog Devices ADP1034ACPZ-1-R7 Datasheet HTML 22Page - Analog Devices ADP1034ACPZ-1-R7 Datasheet HTML 23Page - Analog Devices ADP1034ACPZ-1-R7 Datasheet HTML 24Page - Analog Devices ADP1034ACPZ-1-R7 Datasheet HTML 25Page - Analog Devices ADP1034ACPZ-1-R7 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 41 page
background image
Data Sheet
ADP1034
TYPICAL PERFORMANCE CHARACTERISTICS
analog.com
Rev. 0 | 22 of 41
Figure 59. Inverting Regulator Load Transient Response, VVINP = 24 V, VOUT1
= 24 V, IOUT1 = 0 mA, VOUT2 = 5 V, IOUT2 = 0 mA, VOUT3 = −15 V, IOUT3 = −0.3 mA
to −7 mA Step, TA = 25°C
Figure 60. MVDD Supply Current (IMVDD) per SPI Input vs. Data Rate at
Various Supply Voltages, MSS = Low, Clock Signal Applied on Single SPI
Channel, Other Input Channels Tied Low
Figure 61. IMVDD per SPI Output vs. Data Rate at Various Supply Voltages,
MSS = Low, Clock Signal Applied on Single SPI Channel, Other Input
Channels Tied Low
Figure 62. Inverting Regulator Load Transient Response, VVINP = 24 V, VOUT1
= 24 V, IOUT1 = 26 mA, VOUT2 = 5 V, IOUT2 = 11 mA, VOUT3 = −15 V, IOUT3 = −0.3
mA to −7 mA Step, TA = 25°C
Figure 63. SVDD1 Supply Current (ISVDD1) per SPI Input vs. Data Rate at
Various Supply Voltages, SSS = Low, Clock Signal Applied on Single SPI
Channel, Other Input Channels Tied Low
Figure 64. ISVDD1 vs. Data Rate at Various Supply Voltages, SSS = Low, Clock
Signal Applied on Single SPI Channel, Other Input Channels Tied Low



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com