DRA821U2...ALM datasheet(173/252 Pages) TI

173 / 252 page

GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 7-62. GPMC and NOR Flash — Asynchronous Read — Single Word

GPMC_FCLK

GPMC_CLK

GPMC_CSn[i]

GPMC_A[MSB:1]

GPMC_BE0n_CLE

GPMC_BE1n

GPMC_ADCn_ALE

GPMC_OEn_REn

GPMC_AD[15:0]

GPMC_WAIT[j]

Address 0

Address 1

Valid

Data Upper

FA9

FA10

FA3

FA9

FA3

FA13

FA1

FA4

FA12

FA10

FA0

FA16

FA0

FA10

FA5

GPMC_07

In GPMC_CSn[i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.

FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock

cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock

edge. FA5 value must be stored inside AccessTime register bits field.

GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 7-63. GPMC and NOR Flash — Asynchronous Read — 32–Bit

www.ti.com

DRA821U-Q1

SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022

Submit Document Feedback

173

Product Folder Links: DRA821U-Q1

DRA821U2...ALM Datenblatt(PDF) 173 Page - Texas Instruments

DRA821U2...ALM Datenblatt(HTML) 173 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL