| Datenblatt-Suchmaschine für elektronische Bauteile |
|
M95M02-DFMN5P/KF Datenblatt(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M95M02-DFMN5P/KF Datenblatt(HTML) 12 Page - STMicroelectronics |
|
12 / 45 page ![]() 6.1 Write enable (WREN) The write enable latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a write enable instruction to the device. As shown in Figure 8, to send this instruction to the device, chip select (S) is driven low, and the bits of the instruction byte are shifted in, on serial data input (D). The device then enters a wait state. It waits for the device to be deselected by chip select (S) being driven high. Figure 8. Write enable (WREN) sequence C D Q 2 1 3 4 5 6 7 High impedance 0 Instruction S M95M02-DR M95M02-DF Write enable (WREN) DS7024 - Rev 13 page 12/45 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |