AD9511SLASHPCB datasheet(13/60 Pages) AD

13 / 60 page

AD9511

Rev. A | Page 13 of 60

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

CLK1 = 400 MHz

395

fs rms

Calculated from SNR of ADC method;

FC = 100 MHz with AIN = 170 MHz

LVDS (OUT3) = 100 MHz

Divide Ratio = 4

LVDS (OUT4) = 50 MHz

Interferer(s)

All LVPECL = 50 MHz

Interferer(s)

CLK1 = 400 MHz

395

fs rms

Calculated from SNR of ADC method;

FC = 100 MHz with AIN = 170 MHz

LVDS (OUT4) = 100 MHz

Divide Ratio = 4

LVDS (OUT3) = 50 MHz

Interferer(s)

All LVPECL = 50 MHz

Interferer(s)

CLK1 = 400 MHz

367

fs rms

Calculated from SNR of ADC method;

FC = 100 MHz with AIN = 170 MHz

LVDS (OUT3) = 100 MHz

Divide Ratio = 4

CMOS (OUT4) = 50 MHz (B Outputs Off)

Interferer(s)

All LVPECL = 50 MHz

Interferer(s)

CLK1 = 400 MHz

367

fs rms

Calculated from SNR of ADC method;

FC = 100 MHz with AIN = 170 MHz

LVDS (OUT4) = 100 MHz

Divide Ratio = 4

CMOS (OUT3) = 50 MHz (B Outputs Off)

Interferer(s)

All LVPECL = 50 MHz

Interferer(s)

CLK1 = 400 MHz

548

fs rms

Calculated from SNR of ADC method;

FC = 100 MHz with AIN = 170 MHz

LVDS (OUT3) = 100 MHz

Divide Ratio = 4

CMOS (OUT4) = 50 MHz (B Outputs On)

Interferer(s)

All LVPECL = 50 MHz

Interferer(s)

CLK1 = 400 MHz

548

fs rms

Calculated from SNR of ADC method;

FC = 100 MHz with AIN = 170 MHz

LVDS (OUT4) = 100 MHz

Divide Ratio = 4

CMOS (OUT3) = 50 MHz (B Outputs On)

Interferer(s)

All LVPECL = 50 MHz

Interferer(s)

CMOS OUTPUT ADDITIVE TIME JITTER

Distribution Section only;

does not include PLL or external VCO/VCXO

CLK1 = 400 MHz

275

fs rms

Calculated from SNR of ADC method;

FC = 100 MHz with AIN = 170 MHz

Both CMOS (OUT3, OUT4) = 100 MHz (B Output On)

Divide Ratio = 4

CLK1 = 400 MHz

400

fs rms

Calculated from SNR of ADC method;

FC = 100 MHz with AIN = 170 MHz

CMOS (OUT3) = 100 MHz (B Output On)

Divide Ratio = 4

All LVPECL = 50 MHz

Interferer(s)

LVDS (OUT4) = 50 MHz

Interferer(s)

CLK1 = 400 MHz

374

fs rms

Calculated from SNR of ADC method;

FC = 100 MHz with AIN = 170 MHz

CMOS (OUT3) = 100 MHz (B Output On)

Divide Ratio = 4

All LVPECL = 50 MHz

Interferer(s)

CMOS (OUT4) = 50 MHz (B Output Off)

Interferer(s)

AD9511/PCB Datenblatt(PDF) 13 Page - Analog Devices

AD9511/PCB Datenblatt(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datenblatt Download

Link URL