| Datenblatt-Suchmaschine für elektronische Bauteile |
|
9FGL02X1 Datenblatt(PDF) 1 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
9FGL02X1 Datenblatt(HTML) 1 Page - Renesas Technology Corp |
|
1 / 37 page ![]() 1 ©2019-2022 Renesas Electronics Corporation December 1, 2022 Description The 9FGL02x1/04x1/06x1/08x1 devices comprise a family of 3.3V PCIe Gen1–5 clock generators. There are 2, 4, 6 and 8 outputs versions available and each differential output has a dedicated OE# pin supporting PCIe CLKREQ# functionality. PCIe Clocking Architectures ▪ Common Clocked (CC) ▪ Independent Reference (IR) with and without spread spectrum (SRIS, SRNS) Typical Applications ▪ Servers/High-Performance Computing ▪ nVME Storage ▪ Networking ▪ Accelerators ▪ Industrial Control Output Features ▪ 2, 4, 6, or 8 100MHz PCIe output pairs ▪ One 3.3V LVCMOS REF output with Wake-On-LAN (WOL) support ▪ See AN-891 for easy AC-coupling to other logic families Key Specifications ▪ 90fs RMS typical jitter (PCIe Gen5 CC) ▪ < 50ps cycle-to-cycle jitter on differential outputs ▪ < 50ps output-to-output skew on differential outputs ▪ ±0ppm synthesis error on differential outputs Features ▪ Integrated terminations for 100Ω and 85Ω systems save 4 resistors per output ▪ 112–206 mW typical power consumption (at 3.3V) ▪ VDDIO rail allows 35% power savings at optional 1.05V (9FGL06 and 9FGL08 only) ▪ Devices contain default configuration; SMBus not required ▪ SMBus-selectable features allows optimization to customer requirements: • Input polarity and pull-up/pull-downs • Output slew rate and amplitude • Output impedance (33Ω, 85Ω or 100Ω) for each output ▪ Contact factory for customized default configurations ▪ 25MHz input frequency ▪ OE# pins support PCIe CLKREQ# function ▪ Pin-selectable SRnS 0%, CC 0% and CC/SRIS -0.5% spread ▪ SMBus-selectable CC/SRIS -0.25% spread ▪ Clean switching between the CC/SRIS spread settings ▪ DIF outputs blocked until PLL is locked; clean system start-up ▪ Two selectable SMBus addresses ▪ Space saving packages: • 4 × 4 mm 24-VFQFPN (9FGL02x1) • 5 × 5 mm 32-VFQFPN (9FGL04x1) • 5 × 5 mm 40-VFQFPN (9FGL06x1) • 6 × 6 mm 48-VFQFPN (9FGL08x1) Block Diagram n+1 XIN/CLKIN_25 X2 vOE(n:0)# REF3.3 vSADR ^vSS_EN_tri ^CKPWRGD_PD# SDATA_3.3 SCLK_3.3 Control Logic SSC Capable PLL DIF0 DIF0# GND EPAD VDDA VDDREF VDDXTAL VDDDIG VDDO/ VDDIO GNDXTAL GNDREF GNDDIG DIFn DIFn# 2 to 8 outputs 9FGL02x1/04x1/06x1/08x1 Datasheet 3.3V PCIe Gen1–5 Clock Generator Family |
Ähnliche Teilenummer - 9FGL02X1 |
|
Ähnliche Beschreibung - 9FGL02X1 |
|
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |