Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LXT971ABC Datenblatt(PDF) 36 Page - Intel Corporation

Teilenummer LXT971ABC
Bauteilbeschribung  3.3V Dual-Speed Fast Ethernet PHY Transceiver
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

LXT971ABC Datenblatt(HTML) 36 Page - Intel Corporation

Back Button LXT971ABC Datasheet HTML 32Page - Intel Corporation LXT971ABC Datasheet HTML 33Page - Intel Corporation LXT971ABC Datasheet HTML 34Page - Intel Corporation LXT971ABC Datasheet HTML 35Page - Intel Corporation LXT971ABC Datasheet HTML 36Page - Intel Corporation LXT971ABC Datasheet HTML 37Page - Intel Corporation LXT971ABC Datasheet HTML 38Page - Intel Corporation LXT971ABC Datasheet HTML 39Page - Intel Corporation LXT971ABC Datasheet HTML 40Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 90 page
background image
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
36
Datasheet
Document #: 249414
Revision #: 002
Rev. Date: August 7, 2002
3.7
100 Mbps Operation
3.7.1
100BASE-X Network Operations
During 100BASE-X operation, the LXT971A transmits and receives 5-bit symbols across the
network link. Figure 14 shows the structure of a standard frame packet. When the MAC is not
actively transmitting data, the LXT971A sends out Idle symbols on the line.
In 100BASE-TX mode, the LXT971A scrambles and transmits the data to the network using MLT-
3 line code (Figure 15 on page 37). MLT-3 signals received from the network are de-scrambled,
decoded, and sent across the MII to the MAC.
In 100BASE-FX mode, the LXT971A transmits and receives NRZI signals across the LVPECL
interface. An external 100FX transceiver module is required to complete the fiber connection. To
enable 100BASE-FX operation, auto-negotiation must be disabled and FX selected.
Table 10. Carrier Sense, Loopback, and Collision Conditions
Speed
Duplex Condition
Carrier Sense
Test1
Loopback
Operational
Loopback
Collision
100 Mbps
Full-Duplex
Receive Only
Yes
No
None
Half-Duplex
Transmit or Receive
No
No
Transmit and Receive
10 Mbps
Full-Duplex
Receive Only
Yes
No
None
Half-Duplex,
Register bit 16.8 = 0
Transmit or Receive
Yes
Yes
Transmit and Receive
Half-Duplex,
Register bit 16.8 = 1
Transmit or Receive
No
No
Transmit and Receive
1. Test Loopback is enabled when 0.14 = 1
Figure 14. 100BASE-X Frame Format
P0
P1
P6
SFD
64-Bit Preamble
(8 Octets)
Start-of-Frame
Delimiter (SFD)
DA
DA
SA
SA
Destination and Source
Address (6 Octets each)
L1
L2
Packet Length
(2 Octets)
D0
D1
Dn
Data Field
(Pad to minimum packet size)
Frame Check Field
(4 Octets)
CRC
I0
InterFrame Gap / Idle Code
(> 12 Octets)
Replaced by
/T/R/ code-groups
End-of-Stream Delimiter (ESD)
IFG
Replaced by
/J/K/ code-groups
Start-of-Stream
Delimiter (SSD)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com